21 Interfaces(NOT ASSESSED) Flashcards

1
Q

Why interface?

A

It is easy to end up with systems in which many signals are passed between two blocks. SystemVerilog provides an Interface construct, which offers a new paradigm for modelling large and complex design. The interface construct allows signals to be collected together even though they are moving in different directions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

How are modules grouped together?

A

Instantion, long-winded process?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Instantiation problems?

A
  • Ports name, types and mode are defined in multiple modules.
  • Tedious and redundant process.
  • There is a risk of mismatch declarations in different modules.
  • Even a small change in the design specification can require modifications in multiple modules.
  • Not problems approach for reusability in other projects.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What does an interface allow you to do?

A
  • An interface allows the encapsulation of signals into a block, which is known as encapsulation of communication
  • The grouped signals can be represented as a single port
  • All related signals are grouped together to form an interface
  • They improve the maintainability and readability of designs, and reduce the amount of code require to model a design.
  • They can contain parameters, variables, constants and assignments
  • The interface allows reusability in other projects
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

A module may have more than one interface

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Syntax for interface declaration:

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Master and Slaves?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

The interface sBus?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

How are the ports defined on bus?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

Overall bus script?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q
A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q
A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q
A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

Overall interface design?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

It is possible to define the modport in the definition of the module.

master module

A

It is possible to define the modport in the definition of the module. The master module will use the port configuration from masterPorts defined by modport in the interface. This configuration is accessed with “.” followed by the modport configuration.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

It is possible to define the modport in the definition of the module.

Slave module

A
17
Q

Slave and master with top modules

A
18
Q

Interfacing key details

A
  • Instances are defined in a similar way as modules, but there are difference between them
  • Interfaces cannot contain instances of modules
  • Interfaces can be used as a module port. This allow interfaces to represent communication channels between modules
  • It is illegal to leave an interface port unconnected
  • Ports signals not declared in the modport are not visible to that connection to the interface
  • A modport can be selected in either the module instance or the module definition, but not both
19
Q
A