20 Slow, fast clocks and memory(NOT ASSESSED)

Question 1

Why interface?

Answer 1

It is easy to end up with systems in which many signals are passed between two blocks. SystemVerilog provides an Interface construct, which offers a new paradigm for modelling large and complex design. The interface construct allows signals to be collected together even though they are moving in different directions