High Voltage (HV) Flashcards
Name some circuits that often require higher voltages (12-15V).
E2PROM, FLASH, PLD, FPGA, some voltage regulators
What are two sources of the higher voltages?
A dedicated power pad from an off-chip source, or a “High Voltage Charge Pump” circuit.
What are five HV concerns and their solutions?
- Gate oxide rupture due to high electric field on poly. Solution: use thicker gate oxide, “Thick gate oxide MOSFETs”
- Nwell to diffusion shorts through an induced channel under the field oxide due to the HV on the poly. Solution: no direct poly connections with poly layer between PMOS and NMOS.
- HV avalanche junction breakdown (premature punch-through). Solution: create a graded junction for the HV source or drain. Double diffused drain (DDD) MOSFET (or DMOS structure).
- Device parametric shifts due to excessive channel length modulation due to high source to drain electric field. Even low voltage modern MOSFETs experience similar problem due to short channel length. Solution: DDD, employing LDD implant to create drift regions.
- Hot-carrier generation. Solution: no permanent solution. Hot-electron injection into gate oxide, modifying the Vt. Determines lifecycle, in years.
What does DDD stand for?
Double Diffused Drain
What is the “drift” region?
A region of LDD between the channel and the normal diffusion. Reduces lateral electric field intensity between source and drain.
What does “hot well” mean?
High voltage nwell
What’s an asymmetrical MOSFET?
Source and drain built to handle different voltages.
Name two ways to indicate thicker gate oxide in layout?
- Use special layer around active gate area.
2. In TSMC rules, OD1, OD2, OD3
What is a “native device”?
A “normally on” transistor. Vt ~= 0, apply negative voltage to turn off, has a negative bulk bias.
What happens when the lateral electric field is too strong?
Excessive channel length modulation.