try Flashcards
,
data
messages to be shared between sender and receiver
,
what does protocols establish ?
Protocols establish accurate and appropriate meaning to the messages that are understood by both senders and receivers
,
is the physical connection dependent of the physical connection ?
▪ Physical connection that is independent of the messaging ▪ message sharing “connection” between applications at the sender and the receiver ▪ physical connection with signaling that represents the messages being transported
,
examples of the Physical connection
▪ Examples ▪ POTS - plain old telephone service ▪ Web servers and Web browsers
,
HTTP Request and Response
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagek0ehrx-14A5C8F0F660BC90423.png
,
Model of a Communication Channel
,
what are the limitations of communication tool
▪ Limitation as a communication tool is the varying message length ▪ Long messages could tie up a communication channel indefinitely creating problems for other messages that share that channel
,
what are the packets ?
* A group of related packets make up a single message ▪ Consist of data encapsulated by the packet header which contains information about the packet
,
what are the packets used ?
▪ Used to solve problems of channel availability and maximum utilization ▪ Equivalent to an envelope that contains pages of data
,
what is the packet Header named ?
▪ Also known as the preamble
,
what does the packet header contain?
▪ Contains * Description of the packet * Destination address of receiver * Source address of sender * Information about the data being sent
,
Advantages of Packets?
- ▪ Simplifies operations and increases communications efficiency 2. ▪ Reasonable unit for routing of data 3. ▪ Alternative to dedicating a channel for the entire length of the message 4. ▪ Packets from several sources can share a single channel 5. ▪ Each sender/receiver pair appears to have a channel to itself 6. ▪ Receiving computer can process an entire block of data instead of a character or byte at a time 7. ▪ Simplifies synchronization of the sending and receiving systems by providing clear start and stop point
,
what is the communication channel ?
▪ The path for the message between two communicating nodes ▪ May include intermediate nodes that forward packets to the next node ▪ Interfaces at each end of the connection may be differen
,
what is ▪ Links?
▪ A segment of a communication channel
,
what is the bandwidth ?
▪ Bit rate of overall channel
,
what is ▪ Medium parts ?
▪ Guided – communications limited to a specific path ▪ Unguided – communications not limited to a specific path
,
A Multi-Link Channel
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image7sz7qx-14A5C9702F52BAAF49D.png
,
what are the ▪ Data transmission directionality?
▪ Simplex – messages are carried only in one direction ▪ Half-duplex – messages are carried in both directions but only one direction at a time ▪ Full duplex – messages are simultaneously carried in both directions
,
what are the numbers of connections ?
▪ Number of connections ▪ Point-to-point ▪ Multipoint
,
types of signaling ?
▪ Digital vs. Analog
,
what are End node interfaces types ?
▪ Wired or wireless Ethernet ▪ Bluetooth, WiMax, DSL or cable link, modem, etc.
,
what are the types of Packet Routing ?
- Circuit switching 2. Virtual circuit 3. Packet switching (datagram switching )
,
what are the circuit switching ?
▪ Circuit switching ▪ Dedicated channel between source and destination for duration of connection
,
what are the ▪ Virtual circuit
Virtual circuit ▪ A channel path that is used to send packets between two end nodes ▪ Intermediate nodes may be shared with other channel paths
,
what are the packet switching ?
▪ Packet switching (datagram switching) ▪ Each packet is routed from node to node independently based on various criteria
,
End-to-end channel with many possible paths through intermediate nodes diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_183-14A5C9FE5A17ACA9A06.png
,
Virtual Circuits in a Network diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_184-14A5CA0907B479F38C0.png
,
Connecting End Points through Links and Networks diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_185-14A5CA10D68611A3141.png
,
what are routers ?
▪ Specialized devices used to interconnect network and pass packets from one network to another
,
what ARE the operations
When packet arrives at input port Processor decides where packet is to be directed A switch is set to direct the packet to the correct output port
,
what are getaways and what do they do ?
▪ Same as routers but connect dissimilar networks together ▪ Convert packet headers for the dissimilar network
,
what are the Communication Models
▪ TCP/IP ▪ OSI
,
what are the network addressing
▪ Network Topology
,
what are the types of networks ?
- Local Area Networks 2. Backbone Networks 3. Metropolitan Area Networks 4. Wide Area Networks 5. Internet Backbones and the Internet 6. Piconets
,
how is the communication model is implemented ?
▪ Implemented as a hierarchical protocol stack ▪ Each layer of the stack at the sender node contributes information that is used by the corresponding peer layer at the receiver node
,
why different protocols for ?
Different protocols for the different aspects of communication
,
17 advantages of Separating tasks and including well defined interfaces between the tasks?
* Adds flexibility * Simplifies design of protocols * Permits modification or substitution of protocols without affecting unrelated tasks * Permits a system to select only the protocols needed for a particular application
,
18 TCP/IP?
Transmission Control Protocol/Internet Protocol
,
what does the TCP and IP encapasses ?
The TCP/IP protocol suite encompasses an integrated suite of numerous protocols that work together and guide all aspects of communication.
,
Operation of TCP/IP Model daigram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagepc57qx-14A5C6629A45FFCFD66.png
,
Application Layer (Layer 5) what does do ?
▪ Layer where message is created ▪ Includes any application that provides software that can communicate with the network layer
,
from what sockets are Originated ?
Originated with BSD UNIX
,
what does sockets provide ?
* Provide the interface between the application layer and transport layer * Used by applications to i nitiate connections and to send messages through the network * A means for adding new protocols and keeping the network facilities current in their offerings
,
example for sockets ?
Example: SCSI over IP
,
what does transport layer does ?
▪ Provides services that support reliable end-to-end communications ▪ Generates the final address of the destination ▪ Responsible for all end-to-end communication facilities ▪ Packetization of the message, breaking up of the message into packets of reasonable size takes place at this level
,
where does the Packetization of the message, breaking up of the message into packets of reasonable size takes place?
Transport Layer (Layer 4)
,
where does the Generates the final address of the destination?
Transport Layer (Layer 4
,
▪ Three different protocols of the Transport Layer (Layer 4)?
▪ TCP ▪ UDP ▪ SCTP
,
advantages of the TCP? (Transmission Control Protocol)
▪ Reliable delivery service ▪ Sending and receiving TCP each create a socket ▪ Control packets are used to create a full duplex connection between the sockets ▪ A single TCP service can create multiple connections that operate simultaneously by creating additional sockets as needed ▪ Routing is the responsibility of the network layer (layer 3
,
talk about the ▪ UDP (User Datagram Protocol)?
▪ Unreliable, connectionless service ▪ No acknowledgment of receipt by receiving node ▪ Example: streaming video
,
example of the UDP ?
▪ Example: streaming video
,
what is the SCTP ?
Similar to TCP but with improved fault tolerance and ability to transport multiple messages through the same connection
,
what is the Logical Connection View of TCP daigram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagete8erx-14A5C7417561761BC1D.png
,
what is the Network layer called ?
▪ The TCP/IP network layer is also called the internetworking layer or the IP layer
,
what is the responsible for the network layer ?
Responsible for the addressing and routing of packets to their proper and final destination
,
traits of the network layers ?
▪ Unreliable, connectionless, packet switching service * Does not guarantee delivery nor check for errors
,
what are routers and getaways refereed to ?
Routers and gateways are sometimes referred to as level 3 switches to indicate the level at which routing takes place
,
what does the network layer do during Communications within a local network?
* No routing is required because nodes are directly addressable ▪ Physical addresses for corresponding IP addresses are looked up in a table ▪ IP appends a header with the physical address and passes the datagram to the data link layer (layer 2)
,
what does the network layer do Communications sent outside of the local network?
▪ At each intermediate node, the network layer removes the current node address and determines the next node address ▪ The new address is added to the packet and passed to the data link layer (layer 2)
,
what does the Data Link Layer (Layer 2) do ?
▪ Responsible for the reliable transmission and delivery of packets between two adjacent nodes
,
what are packets called in the data link layer ?
n Packets at this layer are called frames
,
What are the 2 sub layers of the Data link layer?
- software Logical Link Control (LLC) - establish control of logical links btwn local devices on network 2. hardware Media Access Control (MAC) - device use to control access to network medium
,
traits of the Software logical link control sublayer?
* Error correction, flow control, retransmission, packet reconstruction and IP datagram/frame conversions * Numbers frames and reorders received frames to recreate the original message * Rarely used
,
what are the traits of the Hardware medium-access control sublayer?
* Defines procedures for access the channel and detecting errors * Responsible for services such as data encoding, collision handling, synchronization, and multiplexing
,
what takes place at the physical layer ?
Layer at which communication actually takes place consisting of a bare stream of bits
,
where is the physical layer implemented ?
▪ Primarily implemented in hardware by a network interface controller (NIC)
,
in the physical layer what does the Physical access protocol includes?
▪ Definition of the medium ▪ Signaling method, signal parameters, carrier frequencies, lengths of pulses, synchronization and timing issues ▪ Method used to physically connect the computer to the medium
,
Passing a Message Through an Intermediate Node diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image1n3irx-14A5C86D25F4E8764EC.png
,
OSI Model what does it stand for ?
Open Systems Interconnection Reference Model was created by the International Standards Organization (ISO)
,
is it important the OSI model ?
▪ Although a conceptually important model, OSI is not widely accepted or used for actual communication
,
how many layers the OSI consists of ?
▪ Contains seven layers instead of five ▪ The application layer in the TCP/IP model is essentially represented by three layers in the OSI model ▪ Application layer ▪ Presentation layer ▪ Session layer
,
Comparison of OSI and TCP/IP diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image5xcbrx-14A5C8971A233C5B7A8.png
,
what is OSI Presentation Layer Different protocols for the different aspects of communication
▪ Responsible for presenting data at the destination with the same meaning and appearance as it would have at the source ▪ Provides common data conversions and transformations that allow systems with different standards to communicate
,
what does OSI Presentation Layer include ?
Includes services such as data compression and restoration, encryption and decryption, data reformatting, ASCII-Unicode conversion, etc.
,
what does the OSI session layer establishes ?
▪ Establishes a dialogue between two cooperating applications or processes at the ends of the communication link
,
what is OSI Session Layer ▪ Responsible for?
▪ Establishing the session between the applications ▪ Controlling the dialogue ▪ Terminating the session
,
examples of the OSI session layer are ?
Examples ▪ Remote login ▪ Print spooling to remote printer
,
TCP/IP Addressing (1) what type of addresses used ?
▪ User friendly addresses ▪ URL – www.youtube.com ▪ Email – somebody@yahoo.com ▪ Printer name on the network
,
what is the domain name ?
▪ Standard global domain name system provides global scope for user friendly addresses ▪ Hierarchical system for name creation and registration ▪ Tools for locating and identifying specific names
,
traits of port addresses TCP/IP addressing ?
▪ Port Addresses (port numbers) ▪ Transport layer uses to identify the application that is to receive the message
,
what is the length of the port addressed ?
▪ 16 bits in length
,
example of the length of the port addresses ?
Example: port 80 is commonly used for Web services ▪ First 1024 numbers are called well-known ports because they are standard addresses specified for most common applications
,
what is the defined port numbers are also available to ??
applications
,
example of the ▪ Port Addresses (port numbers)
▪ For example, the following Web service uses the user- defined port of 8080 http://www.somewhere.org:8080/hiddenServer/index.html
,
daigram of the Well-Known Port Addresses
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagerdyfrx-14A5CB2B5880C66AB04.png
,
TCP/IP Addressing (3)▪ IP addresses ▪ IP addresses traits of IPv4 ?
* 32-bit addresses arranged as 4 octets, delimited by dots * Each octet is written as a decimal number between 0 and 255 * Example: 208.80.152.2 (Wikipedia’s IP address)
,
traits of IPv6
* Intended to eventually supplant IPv4 to provide additional IP addresses * 128-bit addresses arranged as 8 groups of four-digit hexadecimal * numbers separated by colons * Leading zeros and zero values in one or more consecutive groups may * be eliminated * Example: 6E:2A20::35C:66C0:0:5500 is the same as * 006E:2A20:0000:0000:035C:66C0:0000:550
,
TCP/IP Addressing (4) what is ▪ Domain name translation
▪ Translate a user friendly address into an IP address and port address for the transport layer ▪ Utilizes a global domain name directory servic
,
what does ▪ Address resolution protocol (network layer) do ?
▪ Translates IP addresses into physical addresses
,
what is ▪ MAC (medium-access control) address
▪ Most common type of physical address ▪ Every manufactured device that may connect to a network anywhere in the world is supplied with a permanent, unique MAC address ▪ Format consists of 48 bits arranged as 6 two-digit hexadecimal numbers separated by colons ▪ Example: 00:C0:9F:6C:F9:D0
,
diagram of the Different Addresses Used in a Network
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagev46erx-14A5CB78A12613DFA9F.png
,
what is Network Topology
Fundamental layout of a network
,
what does Network Topology describe ?
▪ Describes the path or paths between any two points in the network ▪ Affects availability, speed and traffic congestion of the networ
,
types of Network Topology?
▪ Logical topology – operational relationship between the various network components ▪ Physical topology – actual layout of the network wiring
,
Automobile Traffic Scenarios
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image07jyqx-14A5CB9640831CF86F6.png
,
Four Network Topologies
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagel4lirx-14A5CBA0E840A72887B.png
,
what is Mesh Topology
Multiple paths between end nodes
,
what are the limitations of the mesh topology ?
▪ Failure of an individual intermediate node will slow but not stop the network as long as an alternative path is available
,
▪ Large networks that use switches and routers are typically
partial mesh networks
,
Full mesh network
- Direct point-to-point channel connecting every pair of nodes 2. Impractical due to the large number of connections needed 3. Number of connections = nodes x (nodes – 1) / 2 4. 500 computer nodes would require 125,000 interconnecting cables
,
Five-Node Full Mesh Network diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageaw4hrx-14A5CBE06FF76B1A028.png
,
how is the lay of the bus topology ?
▪ To communicate, each node “broadcasts” a message that travels along the bus ▪ Every node on the bus receives the message but it is ignored by all nodes except the one whose node matches the delivery address in the message
,
what does the transmission of the bus Topology ?
▪ Transmission from any stations travels entire medium (both directions) ▪ Termination required at ends of bus to prevent the signal from echoing
,
can Branches be added to a bus?
Branches can be added to a bus, expanding it into a tree but messages are still broadcast throughout the entire tree
,
how to implement bus network?
▪ Only requires a single pair of wires from one end of the network space to the other
,
advantage of the bus network ?
▪ Easiest to wire of the network topologies ▪ Low cost
,
issues of the bus network?
▪ Traffic congestion is a major issue
,
why bus network Rarely used in designs of new networks except for wireless networks?
▪ Because of the unguided nature of radio waves, wireless networks require some form of bus topology
,
when does the star network used?
▪ Primarily used for local area networks and sometimes used to connect satellite offices to a central office
,
how is the nodes connected in the star topology?
▪ All nodes are connected point-to-point to a central device ▪ Nodes communicate through the central device ▪ Switching in the central device connects pairs of nodes together to allow them to communicate directly
,
what does the Central device of the star topology?
Central device can steer data from one node to another as required
,
is it possible to switch multiple pairs
▪ Most modern switches allow multiple pairs to communicate simultaneously
,
limitations of the star topology ?
▪ Failure of central device causes entire network to go down
,
how Ring Topology works
▪ Point-to-point connection from each node to the next ▪ Last node is connected back to the first to form a closed ring ▪ Each node retransmits the signal that it receives from the previous node in the ring ▪ Packets are placed on the loop at a node, and travel from node to node until the desired node is reached
,
Although the ring is inherently unidirectional, it is possible to build a
bidirectional ring network
,
is it popular in the past Ring topology?
▪ Popular in the past because they provided a controlled way in which to guarantee network performance ▪ Legacy token-ring local area networks ▪ Used in some FDDI fiber optic backbone and metropolitan area networks
,
what is Local Area Networks (LAN)?
▪ A network that connections computers and other supporting devices over a relatively small localized area
,
what is the size of Local Area Networks (LAN)?
▪ Typically ranging in size from a single room to multiple buildings in close range of each other ▪ Most of the computers are personal computers or workstations
,
is Routers and perhaps gateways are used to connect the LAN
▪ Routers and perhaps gateways are used to connect the LAN to other networks
,
how to minimize extraneous traffic on the network?
Creating separate LANs for different departments or for different business functions is done to minimize extraneous traffic on the network
,
what protocol LAN is base on?
Most modern LANs are based on one of the Ethernet protocol standards
,
Common Ethernet Standards diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageoylhrx-14A5D0DDE8D65A8F480.png
,
what is the Ethernet Hubs based on ?
Based on bus topology
,
how to to simplify wiring and maintenance in Ethernet Hubs?
▪ A passive central connection device used to simplify wiring and maintenance
,
what does the physical layer does in the Ethernet Hubs ?
▪ Physical layer device where all of the connections are tied together inside the hub
,
how the signaling of the Ethernet Hubs ?
▪ Signals are broadcast to every device connected to the hub
,
what are MACP in the Ethernet Hubs ?
Uses the CSMA/CD medium access control protocol
,
why is the hubs in the Ethernet is declining
Use of hubs is declining because switches often provide better performance
,
Ethernet Switches what topology it uses ?
Logically a star topology, not a bus topology
,
the ability of the Ethernet switches ?
▪ Able to set up a direction connection between any two nodes ▪ Multiple pairs of nodes can communicate at the full bandwidth
,
what method is Ethernet Switches ?
Prevalent method for wired local area networks
,
Hub vs. Switch Based Ethernet
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_190-14A5D173432698D08C7.png
,
Wireless Ethernet (WiFi) how
* Radio-based compatible extension to the Ethernet standard ▪ Central access point is similar to a hub but is an active node ▪ Central access point transmits and receives radio waves to communicate with the nodes
,
Radio space requirement ?
▪ Radio space must be shared between the nodes
,
why is the Wireless Ethernet (WiFi) Does not use the CSMA-CD protocol?
Does not use the CSMA-CD protocol because it is possible for units to be far away that although they can communicate with the access point, they cannot detect one another
,
Wireless Ethernet Characteristics
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagew7ebrx-14A5D1D7EFD0AF1736A.png
,
Wireless Mesh Network
Mesh points operate at the medium-access control layer and do not require wiring
,
what is Backbone Networks also called ?
Also called tiered Ethernet
,
what does the backbone networks do ?
▪ Ties together LANs and provides access to external networks like the Internet
,
what is the Chief motivation of Backbone Networks ?
Chief motivation is to improve overall performance of a larger network by creating separate networks for groups of users who primarily communicate with one another
,
when in the backbone networks Communicate between the LANs is enabled?
Communicate between the LANs is enabled only when necessary
,
did you know that
in Backbone Networks Overall range of the network can be extended beyond the limits of a single LAN Can be viewed as a large LAN where each node is itself a LAN
,
example of the backbone networks ?
Intranets – an organizational network where user interfaces and applications are primarily based on Web services
,
Backbone Network
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageeekerx-14A5D2543935633B090.png
,
what is the Metropolitan Area Networks?
A network larger in geographical scope than a LAN but within a range of less than 30 miles or 50 km
,
did you know that there is Often there is a desire to create network links to link locations
that would require running wires through someone else’s property.
,
how does MAN works
▪ Requires services from a service provider or public carrier ▪ Begins to resemble a WAN ▪ Edge connection – a connection at an access point on the customer’s premises that connects to a provider
,
what is Campus area network (CAN) ?
▪ Network type between a LAN and a MAN ▪ Number of interconnected buildings clustered together
,
Metropolitan Area Network
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageju36qx-14A5D28CBCB4208E85A.png
,
what is Wide Area Networks (WAN) ?
▪ Facilitate communications between users and applications over large geographical distances ▪ Distinguishing feature is the extensive reliance on service providers to provide the required connectivity between nodes
,
how is the carrier network represented by in WAN?
The carrier network is sometimes represented as a collection of private virtual networks
,
Primary reasons for WANs
▪ Organization requires data communication links between widely spread facilities and between an organization and its external contacts ▪ Organization requires fast access to the Internet, either as a consumer or as a provider of Internet services, or both
,
what is an example in WAN?
Extranet ▪ A connection between a business and its business partners that usually uses the Internet as a medium for its activities
,
Two Real-World WANs
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image1zuzqx-14A5D2CFDF421B98E74.png
,
Wide Area Network Carrier Options
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image38aerx-14A5D2D8B8D48804881.png
,
what does (ISPs) do ?
Internet Service Providers
,
traits of the Internet backbone?
▪ High speed fiber optic networks that carry traffic between major cities throughout the world ▪ Speed ranges from 45 to 625 Gbps with faster backbones in the future ▪ Created to speed network traffic that would otherwise require many slow hops to the final destination ▪ No official central backbone and no official guidance for its development
,
what does the Network access points do in the backbone ?
Interchanges between the backbones
,
DID you know
▪ Local ISPs receive their service from regional ISPs who, in turn, receive their service from national ISPs Most regional ISPs also interconnect among themselves
,
Comparison of Internet and Highway Architecture
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagep16frx-14A5D312EAE3EA6EDA5.png
,
what is Piconets also known as >?
Also known as personal area networks (PAN) Created for the personal use of an individual
,
what is the pictonets range of?
▪ Generally have ranges of 30 feet or less which is sufficient to permit an individual to interconnect personal computing devices ▪ Connections between different cooperating users are possible but rare
,
what is the primary medium for PANs?
Bluetooth
,
example of the PANS ?
▪ Example: interconnection between a cell phone, hands-free speaker and car radio
,
ISO
(International Standards Organization) ▪ > 17,000 standards including the OSI Reference model
,
IEEE
* (Institute for Electrical and Electronics Engineers ▪ Ethernet standards – Ethernet (802.3), Wi-Fi (802.11), Bluetooth (802.15) and WiMax (802.16)
,
what does ▪ IETF stands for ?
IETF (Internet Engineering Task Force) ▪ Internet standards based on RFCs (request for comments)
,
what does ICANN stand for ?
ICANN ▪ Internet Corporation for Assigned Names and Numbers ▪ IP address allocation, domain name registration, protocol parameter assignment ▪ Management of domain name and root server systems
,
what does IANA stands for ?
(Internet Assigned Numbers Authority ▪ Registers application layer port numbers and specific parameter values used in Internet protocol headers
,
Numbers can be represented as a combination of
▪ Value or magnitude ▪ Sign (plus or minus) ▪ Decimal (if necessary)
,
Value Range: Binary vs. BCD
▪ BCD range of values < conventional binary representation
,
Value Range: Binary vs. BCD how ?
▪ Binary: 4 bits can hold 16 different values (0 to 15) ▪ BCD: 4 bits can hold only 10 different values (0 to 9)
,
Conventional Binary why prefered ?
▪ Binary representation generally preferred ▪ Greater range of value for given number of bits ▪ Calculations easier
,
where BCD is used ?
BCD often used in business applications to maintain decimal rounding and decimal precision
,
Simple BCD Multiplication
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageh9m7qx-14A62F9928F3EC59B43.png
,
how is packed decimal format ?
▪ Real numbers representing dollars and cents ▪ Support by business-oriented languages like COBOL ▪ IBM System 370/390 and Compaq Alpha
,
Signed-Integer Representation how ?
▪ No obvious direct way to represent the sign in binary notation
,
what options are Signed-Integer Representation ?
Options: ▪ Sign-and-magnitude representation ▪ 1’s complement ▪ 2’s complement (most common)
,
Sign-and-Magnitude how ?
▪ Use left-most bit for sign ▪ 0 = plus; 1 = minus ▪ Total range of integers the same ▪ Half of integers positive; half negative ▪ Magnitude of largest integer half as large
,
example of the sign and magnitude
▪ Example using 8 bits: ▪ Unsigned: 1111 1111 = +255 ▪ Signed: 0111 1111 = +127 1111 1111 = -127 Note: 2 values for 0: +0 (0000 0000) and -0 (1000 0000)
,
Difficult Calculation Algorithms
▪ Sign-and-magnitude algorithms complex and difficult to implement in hardware ▪ Must test for 2 values of 0 ▪ Useful with BCD ▪ Order of signed number and carry/borrow makes a difference ▪ Example: Decimal addition algorithm
,
Instruction Set Architectures, what do it do?
ISA ISA determines instruction formats
,
– The LMC is a
one-address architecture (an accumulator-based machine).– e.g., the instruction ADD X
,
other instructions set and why
There are other instruction set architectures, all based on the number of explicit operands . 0-address (stack) 1-address (accumulator) 2-address 3-addres
,
0-Address Machines
– All operands for binary operations are implicit on the stack. Only push/pop reference memory. – e.g., calculating a = a * b + c – d * e
,
1-Address Machines
Accumulator is a source and destination. Second source is explicit.
,
1-Address Machines
10 memory references, not including instruction fetch
,
2-Address Machines
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_245-14A61F370A37A2BD282.png
,
2-Address Machines
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_246-14A61F45B74229CEDAE.png
,
2-Address Machines with registers ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_247-14A61F50C171EEB8E26.png
,
3-Address Machines
– One destination operand, two source operands, all explicit
,
3-Address Machines eg without registers ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_248-14A61F622D5078C6512.png
,
3-Address Machines without registers?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_249-14A61F7191F1FB1AE34.png
,
6 memory accesses; general purpose registers make a substantial difference.
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_250-14A61F8185A11F9B07D.png
,
Comparison – Assume 8 registers (3 bits), * 32 op-codes (5 bits), 15-bit addresses, * 16-bit integers. – Which ISA accesses memory the least?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_251-14A61F9BCDF25EF0299.png
,
0-address
(stack)
,
1-address
(accumulator)
,
2-address
(register variant is 11⁄2-address)
,
3-address
(with register variant
,
The instruction set architecture determines
the format of instructions (and therefore the assembly language).
,
Four basic types with variations:?
- 0-address (stack) 2. 1-address (accumulator) 3. 2-address (register variant is 11⁄2-address) 4. 3-address (with register variant
,
ISA dramatically affects what ?
the number of times memory is accessed.
,
CISC
Complex Instruction Set Computers
,
RISC
Reduced Instruction Set Computers
,
Motivation for CISC
Early computers had very little and very slow memory. Thus, the fewer instructions fetched, the faster the computer could be.
,
General characteristics: CISC
High number of operations (300+) Compilers have less work to do to translate HLL into machine code. Large number of instruction formats Multi-clock cycle instructions Fewer registers; more memory access Large number of transistors, CPU complexity, therefore higher CPU prices
,
Motivation for RISC
As memory capacities grew, there was less need for high code density. Also, pushing clock rates higher on CISC hardware was difficult. A simpler processor could be clocked faster
,
– General characteristics of RISC
- Lower number of operations (150+) 2. Compilers have more work to do. 3. Small number of instruction formats 4. All instructions take one cycle. 5. Load/store architecture 6. Smaller number of transistors, lower CPU complexity, therefore lower CPU prices
,
RISC vs. CISC
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_252-14A6227F56E5A3FFFE5.png
,
did you know about transistor
– CISC processors require more CPU transistors in an effort to maximize code density in memory
,
did you know about the Risc processor
RISC processors use a simpler design in an effort to reduce the number of cycles per instruction
,
The only major CISC architecture today is
the Intel x86 and x64. Nearly all else is RISC.
,
CPU: Major Components
▪ ALU CU
,
ALU
arithmetic logic unit) ▪ Performs calculations and comparisons
,
CU
(control unit) ▪ Performs fetch/execute cycle Accesses program instructions and issues commands to the ALU Moves data to and from CPU registers and other hardware components
,
Subcomponents: of the CPU
Memory management unit: supervises fetching instructions and data from memory I/O Interface: sometimes combined with memory management unit as Bus Interface Unit
,
System Block Diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imaget5ujrx-14A623EF3484D1AD610.png
,
Concept of Registers
▪ Small, permanent storage locations within the CPU used for a particular purpose ▪ Manipulated directly by the Control Unit ▪ Wired for specific function ▪ Size in bits or bytes (not in MB like memory ▪ Can hold data, an address or an instruction
,
▪ How many registers does the LMC have? ▪ What are the registers in the LMC?
two the baskets
,
Use of Registers
▪ Scratchpad for currently executing program • Holds data needed quickly or frequently ▪ Stores information about status of CPU and currently executing program * Address of next program instruction * Signals from external devices
,
what about General Purpose Registers
User-visible registers Hold intermediate results or data values, e.g., loop counters Equivalent to LMC’s calculator Typically several dozen in current CPUs
,
Special-Purpose Registers (PC )
Program Count Register (PC) ▪ Also called instruction pointer
,
Special-Purpose Registers (IR)
Instruction Register (IR) ▪ Stores instruction fetched from memory
,
Special-Purpose Registers
▪ Memory Address Register (MAR) ▪ Memory Data Register (MDR)
,
Status Registers
▪ Status of CPU and currently executing program
,
▪ Flags
(one bit Boolean variable) to track condition like arithmetic carry and overflow, power failure, internal computer error
,
Register Operations
Stores values from other locations (registers and memory) ▪ Addition and subtraction ▪ Shift or rotate data ▪ Test contents for conditions such as zero or positive
,
Operation of Memory
▪ Each memory location has a unique address ▪ Address from an instruction is copied to the MAR which finds the location in memory ▪ CPU determines if it is a store or retrieval ▪ Transfer takes place between the MDR and memory ▪ MDR is a two way register
,
Relationship between MAR, MDR and Memory
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageyl64qx-14A6244FA592BD3F909.png
,
MAR-MDR Example
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagets74qx-14A6245FB8B15F5F3DA.png
,
Visual Analogy of Memory
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagewq1jrx-14A62465FD82D7612E8.png
,
Individual Memory Cell
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image5lihrx-14A6246EE3776B84806.png
,
memory capacity determined by two factors ?
- Number of bits in the MAR LMC = 100 (00 to 99) 2 K where K = width of the register in bits 2. Size of the address portion of the instruction 4 bits allows 16 locations 8 bits allows 256 locations 32 bits allows 4,294,967,296 or 4 GB
,
RAM:
Random Access Memory
,
what is RAM (Dynamic RAM)?
▪ Most common, cheap, less electrical power, less heat, smaller space ▪ Volatile: must be refreshed (recharged with power) * 1000’s of times each second
,
SRAM (static RAM)
▪ Faster and more expensive than DRAM ▪ Volatile ▪ Small amounts are often used in cache memory for high-speed memory access
,
Nonvolatile Memory?1
ROM ▪ Read-only Memory ▪ Holds software that is not expected to change over the life of the system
,
Nonvolatile Memory?2
▪ EEPROM ▪ Electrically Erasable Programmable ROM
,
Nonvolatile Memory ?
Flash Memory * Faster than disks but more expensive * Uses hot carrier injection to store bits of data * Slow rewrite time compared to RAM * Useful for nonvolatile portable computer storage
,
why two cycle process ?
▪ Two-cycle process because both instructions and data are in memory ▪ Fetch ▪ Decode or find instruction, load from memory into register and signal ALU ▪ Execute ▪ Performs operation that instruction requires ▪ Move/transform data
,
LMC vs. CPU Fetch and Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagesk5zqx-14A624C2B34604CD684.png
,
Load Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_253-14A624D51252008153D.png
,
Store Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_254-14A624DD0947E3E69CB.png
,
ADD Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_255-14A624E59B9327AE000.png
,
LMC Fetch/Execute
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_256-14A624ED42D413B7F75.png
,
what is a bus?
▪ The physical connection that makes it possible to transfer data from one location in the computer system to another ▪ Group of electrical or optical conductors for carrying signals from one location to another ▪ Wires or conductors printed on a circuit board ▪ Line: each conductor in the bus
,
▪ 4 kinds of signals buses ?
- Data 2. Addressing 3. Control signals 4. Power (sometime
,
Bus Characteristics
Number of separate conductors Data width in bits carried simultaneously Addressing capacity Lines on the bus are for a single type of signal or shared Throughput - data transfer rate in bits per second Distance between two endpoints
,
Bus Characteristics
Number and type of attachments supported Type of control required Defined purpose Features and capabilities
,
Bus Categorizations
▪ Parallel vs. serial buses ▪ Direction of transmission ▪ Simplex – unidirectional ▪ Half duplex – bidirectional, one direction at a time ▪ Full duplex – bidirectional simultaneously ▪ Method of interconnection
,
▪ Method of interconnection
▪ Point-to-point – single source to single destination • Cables – point-to-point buses that connect to an external device ▪ Multipoint bus – also broadcast bus or multidrop bus • Connect multiple points to one another
,
Parallel vs. Serial Buses
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_257-14A6252FD871C12C7EA.png
,
Point-to-point vs. Multipoint?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_258-14A6253D3BE69D10F44.png
,
Classification of Instructions
▪ Data Movement (load, store) ▪ Most common, greatest flexibility ▪ Involve memory and registers ▪ What’s this size of a word ? 16? 32? 64 bits? ▪ Arithmetic ▪ Operators + - / * ^ ▪ Integers and floating point
,
Classification of Instructions2
▪ Boolean Logic ▪ Often includes at least AND, XOR, and NOT ▪ Single operand manipulation instructions ▪ Negating, decrementing, incrementing, set to 0
,
More Instruction Classifications
Bit manipulation instructions ▪ Flags to test for conditions Shift and rotate Program control Stack instructions Multiple data instructions I/O and machine control
,
Register Shifts and Rotates
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageq7mcrx-14A6255ACE7362A80AA.png
,
Program Control Instructions
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_259-14A6256C6882B957372.png
,
Stack Instructions
▪ Stack instructions ▪ LIFO method for organizing information ▪ Items removed in the reverse order from that in which they are added
,
Fixed Location Subroutine Return Address Storage: Oops!
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejao1qx-14A6257C19A43059998.png
,
Stack Subroutine Return Address Storage
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejcs1qx-14A62582D275BF9888A.png
,
Stack Subroutine Return Address Storage
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejcs1qx-14A625918221CE1FD03.png
,
Block of Memory as a Stack
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageko3brx-14A6259D73E4211963E.png
,
Multiple Data Instructions
▪ Perform a single operation on multiple pieces of data simultaneously ▪ SIMD: Single Instruction, Multiple Data ▪ Commonly used in multimedia, vector and array processing applications
,
Instruction Elements
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_260-14A625B3A3D2AB36CA7.png
,
Instruction Format
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_261-14A625B1AE748A4B5BD.png
,
▪ Instruction is ?
▪ Direction given to a computer ▪ Causes electrical or optical signals to be sent through specific circuits for processing
,
Instruction set ?
▪ Design defines functions performed by the processor ▪ Differentiates computer architecture by the Number of instructions Complexity of operations performed by individual instructions Data types supported Format (layout, fixed vs. variable length) Use of registers Addressing (size, mode
,
Instruction Word Size
▪ Fixed vs. variable size ▪ Pipelining has mostly eliminated variable instruction size architectures ▪ Most current architectures use 32-bit or 64-bit words ▪ Addressing Modes ▪ Direct Mode used by the LMC ▪ Register Deferred ▪ Also immediate, indirect, indexed
,
Instruction Format Examples
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image0ah4qx-14A625E16832BEC9267.png
,
What is a bus?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_262-14A626011877D139C3A.png
,
what is bus
A line is a single conductor carrying an electrical signal between components. It carries one bit of information. – A bus is a collection of lines used to transfer multiple bits of information at a time. – The width of a bus is the number of lines
,
compare Point-to-point vs. multipoint ?
– Point-to-point busses connect two components – Multipoint busses connect more than two component
,
what is contention
Simplex busses transmit only in one direction. Half-duplex busses transmit in both directions but not simultaneously. Full-duplex busses transmit in both directions at the same time. If busses are not full duplex, then a protocol must control access to prevent collisions on the bus – CSMA/CD on Thinnet Ethernet (IEEE 802.3) – CSMA/CA on WiFi (IEEE 802.11)
,
Busses carry what do they do ?
data from one component to another.
,
The width of the bus determines
the number of bits at a time that can be transmitted.
,
When the bus is half duplex or is multipoint, then an
an algorithm is needed to control access to the bus to prevent collisions.
,
Generations of programming languages First generation
programmed directly in binary using wires or switches
,
Generations of programming languages Second generation:
assembly language. Human readable, converted directly to machine code
,
Third generation:?
: high-level languages, while loops, if-then-else, structured. Most programming today, including object-oriented
,
Fourth generation:
1990s natural languages, non-procedural, report generation. Use programs to generate other programs. Limited use today.
,
Key idea:
Regardless of the language of writing, computers only process machine code
,
All non-machine code goes through a translation phase into machine code.
– Code generators – Compilers – Assemblers
,
Language translation process
– High level languages use comparison constructs, loops, variables, etc. – Machine code is binary, directly executed by CPU
,
– Convert high level language to if/goto.
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image5am5qx-14A6291A5844FDC48ED.png
,
Language translation process – Convert high level language to if/goto
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_264-14A62922EE1562CD2AA.png
,
Language translation process – Convert if/goto to assembly (LMC here).
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_265-14A6292DDD74C832AB4.png
,
Convert if/goto to assembly (LMC here)
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_266-14A6293600A1D36199D.png
,
you need to check and practice the code in chapter 6 and her virtual 6
yay xx
,
did you know 1
– High level languages are convenient to read and write for human
,
did you know 2
Computers execute only binary machine code.
,
fun info
– Compilers translate high level languages to machine code. – Assemblers translate assembly language into machine code
,
Use if/goto pseudo-code as
an intermediate language between high level and assembler
,
The Little Man Computer
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageqm21qx-14A629DE19D42908DAE.png
,
Mailboxes: Address vs. Content
▪ Addresses are consecutive starting at 00 and ending at 99
,
contents of the mailbox
Content may be ▪ Data, a three digit number, or ▪ Instructions
,
Content: Instructions Op code
▪ In LMC, represented by a single digit ▪ Operation code ▪ Arbitrary mnemonic
,
Operand
▪ In LMC, represented by two digits following the op code ▪ Object to be manipulated Data or Address of data
,
Content: Instructions
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_267-14A62A05ED42177BDC6.png
,
what is the magic in the LMC?
▪ Load program into memory ▪ Put data into In Basket
,
Assembly Language
▪ Specific to a CPU ▪ 1 to 1 correspondence between assembly language instruction and binary (machine) language instruction
,
Mnemonics
(short character sequence) represent instructions
,
when is assembly language used ?
▪ Used when programmer needs precise control over hardware, e.g.,device drivers
,
Instruction Set
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_268-14A62A288205A258BFD.png
,
Input/Output in LMC
Move data between calculator and in/out baskets
,
did you know the LMC Input/Output
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_270-14A62A3E9147A50B6F3.png
,
Internal Data Movement
▪ Between mailbox and calculator
,
LMC Internal Data
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageagvkrx-14A62A506A96C951748.png
,
Arithmetic Instructions
▪ Read mailbox ▪ Perform operation in the calculator
,
LMC Arithmetic Instructions
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_273-14A62A657622C8B6376.png
,
Data storage location
▪ Physically identical to instruction mailbox ▪ Not located in instruction sequence ▪ Identified by DAT mnemonic
,
Simple Program: Add 2 Numbers
▪ Assume data is stored in mailboxes with addresses >90 ▪ Write instructions
,
Program to Add 2 Numbers
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_275-14A62A8B62B5C5EF120.png
,
Program to Add 2 Numbers: Using Mnemonics
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_276-14A62A96BAE5B15CCE4.png
,
Program Control
▪ Branching (executing an instruction out of sequence) Changes the address in the counter
,
LMC Instruction Set
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_278-14A62AB733F2F06F758.png
,
Find Positive Difference of 2 Numbers
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_279-14A62AC00C109BFC399.png
,
Instruction Cycle
▪ Fetch: Little Man finds out what instruction he is to execute ▪ Execute: Little Man performs the work.
,
Fetch Portion of Fetch and Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_280-14A62AD1ED52BF1F673.png
,
Fetch, cont.
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_281-14A62ADB10661F3D94C.png
,
Execute Portion
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_282-14A62AE2DA379F437E6.png
,
Execute, cont
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_283-14A62AEC8147E934B37.png
,
von Neumann Architecture (1945)
▪ Stored program concept ▪ Memory is addressed linearly ▪ Memory is addressed without regard to content
,
check the slides chapter week 5 instructions cycle
yay
,
what are Peripherals?
Devices that are separate from the basic computer ▪ Not the CPU, memory, or power supply ▪ Classified as input, output, and storage
,
how Peripherals connected ?
▪ Connect via ▪ Ports ▪ Interface to systems bus
,
types of storage Devices ?
▪ Primary memory ▪ Secondary storage
,
what are the Secondary storage include?
▪ Data and programs must be copied to primary memory for CPU access ▪ Permanence of data - nonvolatile ▪ Direct access storage devices (DASDs) ▪ Online storage ▪ Offline storage – loaded when needed ▪ Network file storage • File servers, web servers, database servers
,
how is the speed measured in storage devices ?
Measured by access time and data transfer rate
,
Access time:
average time it takes a computer to locate data and read it ▪ millisecond = one-thousandth of a second
,
Data transfer rate:
amount of data that moves per second
,
Storage Hierarchy Diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageutgarx-14A5F4138920F20D2A1.png
,
what are the Secondary Storage Devices
- Solid state memory 2. Magnetic disks 3. Optical disk storage 4. Magnetic tape 5. Network storage
,
Characteristics of Secondary Storage Devices?
▪ Rotation vs. Linear ▪ Direct access vs. Sequential access
,
what is falsh memory ?
▪ Nonvolatile electronic integrated circuit memory ▪ Similar to other read-only memory but uses a different technology
,
what does Flash memory permit ?
▪ Permits reading and writing individual bytes or small blocks of data ▪ Small size makes it useful in portable devices such as USB “thumb drives”, digital cameras, cell phones, music players
,
what is the Flash Memory immune to ?
▪ Relatively immune to physical shocks
,
what is limitations of using Flash memory?
▪ Generates little heat or noise
,
Disk Layouts – CAV vs. CLV
▪ CAV – Constant Angular Velocity ▪ Number of bits on each track is the same! Denser towards the center. ▪ Spins the same speed for every track
,
Disk Layouts – CAV vs. CLV
▪ CLV – Constant Linear Velocity ▪ All tracks have the same physical length and number of bits ▪ Constant speed reading data off a track ▪ Drive has to speed up when accessing close to the center of the drive and slow down when accessing towards the edge of the drive
,
Disk Layout – Multiple Zone Multiple zone recording
▪ Multiple zone recording ▪ Also known as zone bit recording (ZBR) or zone- CAV recording (Z-CAV) ▪ Compromise between CAV and CLV ▪ Disk divided into zones ▪ Cylinders in different zones have a different number of sectors ▪ Number of sectors in a particular zone is constant ▪ Data is buffered so the data rate to the I/O interface is constant
,
Multiple-Zone Disk Configuration
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagegdh9qx-14A5F4717B3088D7225.png
,
types of the Magnetic Disks
* Track – circle * Cylinder – same track on all platters * Block – small arc of a track * Sector – pie-shaped part of a platter * Head – reads data off the disk as disk rotates at high speed (4200-14000 RPM)
,
A Hard Disk Layout
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image7y02qx-14A5F4854A14637D5FD.png
,
A Hard Disk Layout
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagevxn7qx-14A5F48A6DA69D8AA6C.png
,
Average seek time: ? how to Locate a Block of Data
time requied to move from one track to another
,
Latency:
time required for disk to rotate to beginning of correct sector
,
Transfer time:
time required to transfer a block of data to the disk controller buffer
,
Average Seek time
average time to move from one track to another
,
Average Latency time
▪ average time to rotate to the beginning of the sector ▪ Average Latency time = 1⁄2 * 1/rotational speed
,
Transfer time
1/(# of sectors * rotational speed)
,
Total Time to access a disk block
Avg. seek time + avg. latency time + avg. transfer time
,
Magnetic Disks ▪ Data Block Format?
▪ Interblock gap ▪ Header ▪ Data▪ Interblock gap ▪ Header ▪ Data
,
how ▪ Formatting disk ?
▪ Establishes the track positions, blocks and headers needed before use of the disk
,
Disk Block Formats
Single Data Block
,
Header for Windows disk
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image70lhrx-14A5F5096A667300041.png
,
what is Disk Arrays?
Grouping of multiple disks together
,
RAID
Redundant Array of Inexpensive Disks
,
types of RAID>
▪ Mirrored array ▪ Striped array ▪ RAID 0 to RAID 5
,
RAID – Mirrored is ?
▪ Pair of disks contain the exact same stores of data ▪ Reading data – alternate blocks of data are read from hard drives and combined
,
how is acess time is reduced inRAID – Mirrored ?
Access time is reduced by approximately a factor equal to the number of disk drives in array
,
what is Read failure RAID mirrored ?
block is marked and then read from the mirrored drive When using three or more mirrored drives, majority logic is used in the event of a failure. Fault-tolerant computers use this technique.
,
what is the raid striped ?
▪ A file segment is stored divided into blocks on different disks ▪ Minimum of three drives needed because one disk drive is reserved for error checking
,
writers in RAID - Striped is ?
block of parity words from each block of data is created and put on the reserved error checking disk
,
what is the readers RAID - Striped?
parity data is used to check original data
,
what does RAID levels ?
▪ RAID 0 – not true RAID, no error checking or redundancy, but data is placed across all drives for increased speed ▪ RAID 1 – mirrored array ▪ RAID 2, 3, 4 – arrays that are striped in different ways ▪ RAID 5 – error checking blocks are spread across all drives
,
how Optical Storage ?
Reflected light off a mirrored or pitted surface
,
CD rom for the optical storage ?
CD-ROM ▪ 650 MB of data, approximately 550 MB after formatting and error checking ▪ Spiral 3 miles long, containing 15 billion bits!
,
what does CLV for optical storage do ?
▪ CLV – all blocks are same physical length ▪ Block – 2352 bytes 2k of data (2048 bytes) 16 bytes for header (12 start, 4 id) 288 bytes for advanced error control
,
DVD – similar technology to CD-ROM
DID you know
,
WORM
write-once read-many
,
Optical Storage types ?
▪ Laser strikes land: light reflected into detector ▪ Laser strikes a pit: light scattered
,
Layout: CD-ROM vs. Standard Disk
CD-ROM
,
Layout: CD-ROM vs. Standard Disk
Hard Disk
,
Types of Optical Storage
WORM Disks Medium-powered laser blister technology also used for
,
Medium-powered laser blister technology also used for what ?
▪ CD-R, DVD-R, DVD-R, DVD+R ▪ CD-RW, DVD-RW, DVD+RW, DVD-RAM, DVD+RAMBD-RE
,
what are the issues for Types of Optical Storage
▪ File compatibility issues between the different CD, DVD and WORM formats
,
talk about magnetic tape ?
- Offline storage 2. Archival purposes 3. Disaster recovery 4. Tape Cartridges
,
what are Tape Cartridges
▪ Linear tape open format vs. helical scan tape format
,
Displays: Pixel
picture element
,
Screen Size
diagonal length of screen
,
Aspect ratio
X pixels to Y pixels ▪ 4:3 – older displays ▪ 16:9 – widescreen displays
,
Pixel color is determined by ?
Pixel color is determined by intensity of 3 colors – Red, Green and Blue (RGB)
,
True Color what is it ?
8 bits for each color ▪ 256 levels of intensity for each color ▪ 256 * 256 * 256 = 16.7 million colors
,
what is resolution ?examples
Resolution ▪ Measured as either number of pixels per inch or size of an individual pixel ▪ Screen resolution examples: 768 x 1024 1440 x 900 1920 x 1080
,
what is the Picture size calculation?
▪ Resolution * bits required to represent number of colors in picture ▪ Example: resolution is 100 pixels by 50 pixels, 4 bits required for a 16 color image 100 * 50 * 4 bits = 20,000 bits
,
Video memory requirements are,,,,,,,,,
significant!
,
Interlaced vs. Progressive Scan diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagem9jzqx-14A60C6B35C39AA9222.png
,
Diagram of Raster Screen Generation Process
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageqqucrx-14A60C70EE0065869CC.png
,
Color Transformation Table
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagen681qx-14A60C7715C29E8AB2E.png
,
Display Example diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejcy0qx-14A60C7CF9A2957E1E9.png
,
LCD – Liquid Crystal Display known as ?
Fluorescent light or LED panel
,
how many colors in the LCD?
3 color cells per pixel
,
Operation of the LCD
1 st filter polarizes light in a specific direction ▪ Electric charge rotates molecules in liquid crystal cells proportional to the strength of colors ▪ Color filters only let through red, green, and blue light ▪ Final filter lets through the brightness of light proportional to the polarization twist
,
LCDs (continued) what types of matrices ?
▪ Active matrix ▪ One transistor per cell ▪ More expensive ▪ Brighter picture ▪ Passive matrix ▪ One transistor per row or column ▪ Each cell is lit in succession ▪ Display is dimmer since pixels are lit less frequently
,
CRT Display Technology
- CRTs (similar to TVs) 2. 3 stripes of phosphors for each color 3. 3 separate electron guns for each color 4. Strength of beam → brightness of color 5. Raster scan * 30x per second * Interlaced vs. non-interlaced (progressive scan)
,
OLED Display Technology traits ?
No backlight Consists of red, green and blue LEDs Each LED lights up individually Very thin displays with panels less than 3mm thick!
,
Printers comapsion between dots vs pixels ?
▪ Dots vs. pixels ▪ 300-2400 dpi vs. 70-100 pixels per inch ▪ Dots are on or off, pixels have intensities
,
types of printers ?
- Typewriter / Daisy wheels – obsolete 2. Impact printing - dot matrix – mostly obsolete 3. Inkjet – squirts heated droplets of ink 4. Laser printer 5. Thermal wax transfer 6. Dye Sublimation
,
Creating a Gray Scale how diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageyr50qx-14A60CE89856F80B0FC.png
,
Laser Printer Operation
- Dots of laser light are beamed onto a drum 2. Drum becomes electrically charged 3. Drum passes through toner which then sticks to the electrically charged places 4. Electrically charged paper is fed toward the drum 5. Toner is transferred from the drum to the paper
,
Laser Printer Operation (cont)
- The fusing system heats and melts the toner onto the paper 7.A corona wire resets the electrical charge on the drum
,
Laser Printer Operation
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagewvqgrx-14A60D1DAF72B87B9F6.png
,
Laser Printer Operation (cONT)
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageez72qx-14A60D23E8A3FD1D530.png
,
what other Computer Peripherals?
* Scanners ▪ Flatbed, sheet-fed, hand-held ▪ Light is reflected off the sheet of paper ▪ User Input Devices ▪ Keyboard, mouse, light pens, graphics tablets ▪ Communication Devices ▪ Telephone modems ▪ Network devices
,
Network Communication Devices is just ?
▪ Network is just another I/O device ▪ Network I/O controller is the network interface card (NIC)
,
types of networking connection ?
▪ Ethernet, FDDI fiber, token-ring
,
Medium access control (MAC) protocols what does it define ?
Define the specific rules of communication for the network
,
Storage Hierarchy
– Performance is driven by latency and bandwidth. – The more layers away from the CPU . . . – . . . the higher the latency – . . . the larger the capacity
,
Storage Hierarchy
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_193-14A60DB3ABF2FB371BE.png
,
Storage Hierarchy 2
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_193-14A60DB6F9B5D5FCC87.png
,
Magnetic Disk Technology – Terminology Platter?
a spinning disc within a drive, made of glass or aluminum, and coated with magnetic media
,
Magnetic Disk Technology – Terminology Head:
floats above the media, reading or writing the magnetically encoded data
,
Magnetic Disk Technology – Terminology track?
a ring on a single platter
,
Magnetic Disk Technology – Terminology Cylinder?
a track across all platters
,
Magnetic Disk Technology – Terminology sector?
a wedge shaped slice of a platter
,
Block in the Magnetic disk terminology
the intersection of a track and a sector
,
CAV (constant angular velocity):
used by HDD; disk always spins at the same speed. Problem: wastes space on the outer rings
,
– CLV (constant linear velocity):
The number of bits passing under the head is constant. Faster angular velocity at the inner tracks; slower on the outer
,
Raid: most Disks fail why ?
Disks often fail because they are at least partly mechanical. RAID (redundant array of independent disks) attempts to improve redundancy and bandwidth
,
Raid combine 3 functions?
– Combine three primary functions: – Mirroring – Striping – Parity checks
,
RAID 0: Striping D?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageaqe2qx-14A60E13B8531F798C4.png
,
RAID 1: Mirroring D?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image4x7drx-14A60E1990236841F31.png
,
RAID 5: Striping with distributed parity D?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageywpbrx-14A60E1EFC62DB94602.png
,
– RAID 10: Stripe across mirrors D?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagelpzgrx-14A60E254722BA1C6BF.png
,
what does Memory hierarchy show ?
Memory hierarchy shows the inverse relationship between speed and capacity in computing systems.
,
– Magnetic disks have several kinds of latency:?
seek time, rotational delay, and transfer time.
,
how RAID try and fix ?
RAID attempts to compensate for latency and failures by employing striping, mirroring, and parity checks.
,
Basic Model of Processing speed or program execution
determined primarily by ability of I/O operations to stay ahead of processor.
,
I/O Requirements
▪ Means for addressing different peripheral devices ▪ A way for peripheral devices to initiate communication with the CPU ▪ An efficient means of transferring data directly between I/O and memory for large data transfers since programmed I/O is suitable only for slow devices and individual word transfers
,
I/O Requirements
▪ Buses that interconnect high-speed I/O devices with the computer must support high data transfer rates ▪ Means for handling devices with extremely different control requirements
,
I/O Interfaces Are necessary because of ?
▪ Different formats required by the devices ▪ Incompatibilities in speed between the devices and the CPU make synchronization difficult ▪ Bursts of data vs. streaming data ▪ Device control requirements that would tie up too much CPU time
,
Examples of I/O Devices
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageelpzqx-14A617862FA12878A03.png
,
Simple I/O Configuration D?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image77u8qx-14A61DE34A91D5DD827.png
,
More Complex I/O Module
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imager61jrx-14A61DDE2410D2FE1D4.png
,
Advanced I/O Techniques
▪ Programmed I/O ▪ CPU controlled I/O ▪ Interrupt Driven I/O ▪ External input controls ▪ Direct Memory Access Controllers ▪ Method for transferring data between main memory and a device that bypasses the CPU
,
Programmed I/O traits ?
I/O data and address registers in CPU ▪ One word transfer per I/O instruction ▪ Address information for each I/O device ▪ LMC I/O capability for 100 devices ▪ Full instruction fetch/execute cycle
,
where is programmed I/O used ?
▪ Primary use: ▪ keyboards ▪ communication with I/O modules (see DMA)
,
Programmed I/O Example
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageqqw8qx-14A617B1C6C30C28BFD.png
,
Programmed I/O Example
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image3oq4qx-14A617B679E34F0849B.png
,
Interrupt Terminology ▪ Interrupt lines (hardware
▪ One or more special control lines to the CPU
,
Interrupt request
dont know
,
▪ Interrupt handlers
▪ Program that services the interrupt ▪ Also known as an interrupt routine or device driver
,
▪ Context of interrupts
▪ Saved registers of a program before control is transferred to the interrupt handler ▪ Allows program to resume exactly where it left off when control returns to interrupted program
,
Use of Interrupts ?
▪ Notify that an external event has occurred ▪ real-time or time-sensitive ▪ Signal completion ▪ printer ready or buffer full ▪ Allocate CPU time ▪ time sharing ▪ Indicate abnormal event (CPU originates for notification and recovery) ▪ illegal operation, hardware error ▪ Software interrupts
,
The CPU - The Interrupt Cycle how ?D
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_220-14A617DC32A55AC6970.png
,
Servicing the Interrupt
- Lower priority interrupts are held until higher priority interrupts are complete 2. Suspend program in progress 3. Save context, including last instruction executed and data values in registers, in the PCB or the stack area in memory 4. Branch to interrupt handler progra
,
Servicing an Interrupt
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagefprjrx-14A617E93147EADFB7D.png
,
what are Interrupt Processing Methods?
1.Vectored interrupt ▪ Address of interrupting device is included in the interrupt ▪ Requires additional hardware to implement 2.▪ Polling ▪ Identifies interrupting device by polling each device ▪ General interrupt is shared by all devices
,
Vectored Interrupts
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagel8jzqx-14A6180E5F022506E5A.png
,
Polled Interrupts
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image3rserx-14A618128902A20A81B.png
,
Print Handler Interrupt
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagenyvyqx-14A61DF1902346C64BB.png
,
Using an Interrupt for Time Sharing
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagevwbkrx-14A6181D25060221D4B.png
,
Multiple Interrupts Example
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imaged1nyqx-14A61DFB4C90E1A1FE0.png
,
how is Direct Memory Access happen ?
- Transferring large blocks of data 2. Direct transfer to and from memory 3. CPU not actively involved in transfer itself
,
Required conditions for DMA ?
▪ The I/O interface and memory must be connected ▪ The I/O module must be capable of reading and writing to memory ▪ Conflicts between the CPU and the I/O module must be avoided ▪ Interrupt required for completion
,
DMA Instructions
Application program requests I/O service from operating system privileged programmed I/O instructions
,
To initiate DMA, programmed I/O is used to send the following information:
- location of data on I/O device 2. the starting location in memory 3. the size of the block 4. read/write
,
when Interrupt to CPU in DMA?
Interrupt to CPU upon completion of DMA
,
DMA Initiation and Control
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagep4aarx-14A6185B9AE2C403B9B.png
,
I/O Module Interfaces
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imaget54erx-14A6185FE06671AB35A.png
,
I/O Module Functions
▪ Recognizes messages from device(s) addressed to it and accepts commands from the CPU ▪ Provides a buffer where the data from memory can be held until it can be transferred to the device ▪ Provides the necessary registers and controls to perform a direct memory transfer ▪ Physically controls the device ▪ Copies data from its buffer to the device/from the CPU to its buffer ▪ Communicates with CPU
,
Input/Output Characteristics
– Many orders of magnitude slower than memory – Character vs. block based – Burst vs. steady transfers
,
Three approaches to I/O
– Programmed – Interrupt-driven – Direct memory acces
,
Programmed I/O
– CPU is responsible for reading/writing to devices – Special “input” instruction on CPU – I/O data register and I/O address register – Each device is assigned a unique address.
,
Programmed I/O types
– Memory mapped I/O alternative – Treat the I/O device as a memory address for reads and writes. Simplifies programmer interface; slightly more complicated control circuitry. – Problems with all programmed I/O – Must check status bits to see if I/O is “ready.” – Use a polling loop (busy-wait) to send and receive data to devices.
,
Interrupts
– Busy-waits (polling) wastes resources but has simpler hardware. – Alternative: After an I/O request from the CPU, let the I/O device notify the CPU when data is ready to be read (called an interrupt)
,
Alternative: After an I/O request from the CPU, let the I/O device notify the CPU when data is ready to be read (called an interrupt).
Each device is assigned an IRQ line (signal). I/O controller sets IRQ line status high. CPU detects IRQ at beginning of fetch/execute. CPU saves state of running program and switches to an IRQ handler routine. Routine services the request. Control is returned to the previously running code
,
Problems with interrupt driven I/O
CPU still involved with each interrupt – Only transfers a single byte/word
,
did you know Only transfers a single byte/word
Disk or network transfers may be hundreds or thousands of bytes. IRQ handler code may be hundreds of instructions. Still too much overhead.
,
DMA
– Direct Memory Access (DMA) – Add a specialized kind of CPU that can directly transfer data from device to memory.
,
Purely programmed I/O requires special I/O instructions,
, I/O data and address registers, and polling loops that waste CPU resources.
,
Interrupt-driven I/O avoids
busy-waiting but is unsuitable for large block transfers due to interrupt handler execution overhead.
,
DMA combines PIO and IRQ handlers
with a special controller to transfer large amounts of block data efficiently directly to memory.
,
▪ Current CPU Architecture Designs:
▪ Traditional modern architectures ▪ VLIW (Transmeta) – Very Long Instruction Word ▪ EPIC (Intel) – Explicitly Parallel Instruction Computer
,
Current CPU Architectures:
* IBM Mainframe series * Intel x86 family * IBM POWER/PowerPC family * Sun SPARC family
,
Problems with early CPU Architectures and solutions:
▪ Large number of specialized instructions were rarely used but added hardware complexity and slowed down other instructions ▪ Slow data memory accesses could be reduced by increasing the number of general purpose registers ▪ Using general registers to hold addresses could reduce the number of addressing modes and simplify architecture design
,
Problems with early CPU Architectures and solutions:
▪ Fixed-length, fixed format instruction words would allow instructions to be fetched and decoded independently and in parallel
,
how VLIW Architecture?
▪ Transmeta Crusoe CPU ▪ 128-bit instruction bundle = molecule ▪ Four 32-bit atoms (atom = instruction) ▪ Parallel processing of 4 instructions ▪ 64 general purpose registers ▪ Code morphing layer ▪ Translates instructions written for other CPUs into molecules ▪ Instructions are not written directly for the Crusoe CPU
,
EPIC Architecture
▪ 128-bit instruction bundle ▪ 3 41-bit instructions ▪ 5 bits to identify type of instructions in bundle * 128 64-bit general purpose registers * 128 82-bit floating point registers * Intel X86 instruction set included * Programmers and compilers follow guidelines to ensure parallel execution of instructions
,
Fetch-Execute Cycle Timing Issues?
▪ Computer clock is used for timing purposes for each step of the instruction cycle ▪ GHz (gighertz) – billion steps per second ▪ Instructions can (and often) take more than one step ▪ Data word width can require multiple steps
,
CPU Features and Enhancements
Separate Fetch/Execute Units Pipelining Multiple, Parallel Execution Units Scalar Processing Superscalar Processing Branch Instruction Processing
,
what include fetch unit ?
▪ Instruction fetch unit ▪ Instruction decode unit Determine opcode Identify type of instruction and operands ▪ Several instructions are fetched in parallel and held in a buffer until decoded and executed ▪ IP – Instruction Pointer register holds instruction location of current being processed
,
what include Execute Unit?
▪ Receives instructions from the decode unit ▪ Appropriate execution unit services the instruction
,
Instruction Pipelining
▪ Assembly-line technique to allow overlapping between fetch-execute cycles of sequences of instructions
,
Scalar processing
Average instruction execution is approximately equal to the clock speed of the CPU
,
Problems from stalling
Instructions have different numbers of steps
,
Problems from branching
did you know piplining has that problem
,
Branch Problem Solutions
▪ Separate pipelines for both possibilities ▪ Probabilistic approach ▪ Requiring the following instruction to not be dependent on the branch ▪ Instruction Reordering (superscalar processing)
,
Multiple, Parallel Execution Units what is it ?
▪ Different instructions have different numbers of steps in their cycle ▪ Differences in each step ▪ Each execution unit is optimized for one general type of instruction ▪ Multiple execution units permit simultaneous execution of several instructions
,
Superscalar Processing
▪ Process more than one instruction per clock cycle ▪ Separate fetch and execute cycles as much as possible ▪ Buffers for fetch and decode phases ▪ Parallel execution units
,
Superscalar Issues
▪ Out-of-order processing – dependencies (hazards) ▪ Data dependencies ▪ Branch (flow) dependencies and speculative execution ▪ Parallel speculative execution or branch prediction ▪ Branch History Table ▪ Register access conflicts ▪ Rename or logical registers
,
Memory Enhancements
▪ Memory is slow compared to CPU processing speeds ! ▪ 2Ghz CPU = 1 cycle in 1⁄2 of a billionth of a second ▪ 70ns DRAM = 1 access in 70 millionth of a second ▪ Methods to improvement memory accesses ▪ Wide Path Memory Access • Retrieve multiple bytes instead of 1 byte at a time
,
Memory Enhancements
▪ Memory Interleaving • Partition memory into subsections, each with its own address register and data register ▪ Cache Memory
,
Cache Memory
▪ Blocks: 8 or 16 bytes ▪ Tags: pointer to location in main memory ▪ Cache controller ▪ hardware that checks tags ▪ Cache Line ▪ Unit of transfer between storage and cache memory ▪ Hit Ratio: ratio of hits out of total requests ▪ Synchronizing cache and memory ▪ Write through ▪ Write back
,
Step-by-Step Use of Cache1
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image102irx-14A61BF6090502EDC27.png
,
Performance Advantages of cache memory?
▪ Hit ratios of 90% common ▪ 50%+ improved execution speed ▪ Locality of reference is why caching works ▪ Most memory references confined to small region of memory at any given time ▪ Well-written program in small loop, procedure or function ▪ Data likely in array ▪ Variables stored togeth
,
Why do the sizes of the caches have to be different?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagedbqyqx-14A61C1020362FF5298.png
,
reasons for Multiprocessing
▪ Reasons ▪ Increase the processing power of a system ▪ Parallel processing
,
Multiprocessor system in Multiprocessing is ?
▪ Tightly coupled ▪ Multicore processors - when CPUs are on a single integrated circuit
,
what is Multiprocessor Systems for ?
▪ Identical access to programs, data, shared memory, I/O, etc. ▪ Easily extends multi-tasking, and redundant program executio
,
▪ Two ways to configure Multiprocessor Systems
▪ Two ways to configure ▪ Master-slave multiprocessing ▪ Symmetrical multiprocessing (SMP)
,
Master-Slave Multiprocessing, Master CPU
▪ Manages the system ▪ Controls all resources and scheduling ▪ Assigns tasks to slave CPUs
,
aAdvantages of Master-Slave Multiprocessing?
Advantages ▪ Simplicity ▪ Protection of system and data
,
▪ Disadvantages of Master-Slave Multiprocessing?
▪ Disadvantages ▪ Master CPU becomes a bottleneck ▪ Reliability issues – if master CPU fails entire system fails
,
Symmetrical Multiprocessing
▪ Each CPU has equal access to resources ▪ Each CPU determines what to run using a standard algorithm
,
▪ Disadvantages of Symmetrical Multiprocessing
▪ Resource conflicts – memory, i/o, etc. ▪ Complex implementation
,
Advantages Symmetrical Multiprocessing ?
▪ High reliability ▪ Fault tolerant support is straightforward ▪ Balanced workload
,
General Enhancements – Use RISC-based techniques
– Fewer instruction formats, fixed-length → faster decoding – More general purpose registers → fewer memory accesses
,
Clock cycle and instruction cycle
– Most instructions take several clock cycles to execute: Fetch the new instruction [IF]. Decode the instruction [ID]. Execute the instruction [EX]. Access memory (if needed) [MEM]. Write back to the registers [WB]
,
Each stage takes a clock cycle, so complete execution takes 5 cycles. Can we do better?
Waiting for all five stages of instruction execution to complete is like building something from start to finish
,
Clock cycle and instruction cycle Or can the CPU overlap the execution of several instructions at once because they’re all similar?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_221-14A61CABCA1789F393E.png
,
– Five stages of instruction execution
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagekqh5qx-14A61CB0B744AF6B2F4.png
,
Five stages of instruction execution
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_222-14A61CB7A5758786932.png
,
Clock cycle and instruction cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_223-14A61CBF1695639B190.png
,
– Problems with pipelining
Dependencies (register interlock)—if an instruction needs a result from the immediately preceding instruction, that result won’t be written back until WB, but the result is needed in EX.
,
Problems with pipelining
– Branching—when the instruction being executed is a branch, we can’t know if the branch will be taken until after stage 3. But by that time, other instructions are “in flight.”
,
Clock cycle and instruction cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_226-14A61CDF94829EB48ED.png
,
Superscalar Processing
RISC and pipelining lets each functional unit in a CPU be fully utilized all of the time. – But, what if there were multiple ALUs or multiple decoders? Then multiple instructions could be executed at once. – Prerequisite: Multiple instructions should be fetched at once via a large path to memory.
,
Superscalar Processing D
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_227-14A61CEE5785DB511F3.png
,
Superscalar Processing DD
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_228-14A61CF64A8699CC04A.png
,
– Problems with superscalar processing
– Same general categories as with pipelining: dependencies and branches – Except now forwards, stalls, or canceling may need to be between several functional units! – CPUs become very complex again, yet it is common to have 2 to 4 separate pipelines per core in modern processors.
,
Did you know 1
RISC-based CPUs offer general performance enhancements due to simplified formats and single-clock cycle execution.
,
Pipelining allows…..
multiple instructions to be in various stages of execution at once.
,
Superscalar processing duplicates……
pipelines in a single core to have multiple instructions executing simultaneously.
,
Data dependencies and branches are……?
hazards to both pipelining and superscalar architectures.
,
Recall CPU Pipelining
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_229-14A61D305A2321FEE0C.png
,
Three complementary approaches memory ?
All three are used simultaneously in the system design
,
Wide path memory access
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_231-14A61D4F7AD5DBD3F51.png
,
Wide path memory access 1
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_232-14A61E16BE55635A342.png
,
Wide path memory access 2
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_233-14A61E211B84B36A4AF.png
,
Wide path memory access
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_234-14A61E290734D580E81.png
,
Memory interleaving
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_235-14A61E356D54EB3628B.png
,
Memory interleaving D
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagesgm2qx-14A61E3B32D3AF72413.png
,
Cache Memory
Use a small amount of expensive SRAM as a buffer against the large amount of DRAM
,
Cache Memory
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagekfh3qx-14A61E51C745DDD5B10.png
,
Cache Memory
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_237-14A61E5ABA96F16AC1E.png
,
cache entries consists of ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_238-14A61E64D2943E88C7F.png
,
cache replacement algorithm ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_239-14A61E6D6156AC4FB57.png
,
cache memory what should happen on memory write ?
Cache coherency gets particularly tricky with multiple cores and multiple levels of cache.
,
DID you know
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_241-14A61E86E6900A46784.png
,
Domain Names
▪ Hierarchical system of network address identifiers used throughout the Internet and on local area networks, intranets and extranets ▪ Created so users would not have to memorize IP addresses
,
what is the Domain name resolution ?
translates domain names into IP addresses
,
what does DNS Domain Name System do ?
▪ Uses a massive distributed database containing a directory system of servers ▪ Each entry contains a domain name and an associated IP addres
,
Domain Name System (DNS) diagram
DNS Server Hierarchy
,
The Elements of a Domain Name
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image0d15qx-14A5D855D3943736A35.png
,
Top Domain Name Registrations
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagem8ucrx-14A5D85DCEF1F3BC2A2.png
,
Domain Name Resolution diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagegfh0qx-14A5D8663DA589825FD.png
,
what is DOEs Transport Layer ▪ TCP protocol?
▪ TCP protocol ▪ Sends a packet to TCP at the destination site, requesting a connection ▪ Handshaking – back and forth series of requests and acknowledgments
,
▪ If handshaking negotiations are successful in the transport layer ?
▪ If handshaking negotiations are successful, a connection is opened ▪ Connection is logically full-duplex
,
Three-Way TCP Connection Handshake Diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagegq72qx-14A7DE018793E0C9E3C.png
,
TCP Segment Format Diagram
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image60rarx-14A5D8887C73EA6AD07.png
,
Network Layer IP protocol?
▪ IP protocol ▪ Responsible for relaying packets from the source end node to the destination end node through intermediate nodes ▪ Performed using datagram packet switching and logical IP addresses ▪ Best-attempt unreliable service ▪ Size of datagram ranges from 20 to 65,536 bytes ▪ Header size between 20 and 60 bytes
,
IPv4 Addresses
▪ Registered and allocated by ICANN ▪ 32 bits long divided into 4 octets ▪ Assigned in blocks of contiguous addresses ▪ Number of addresses is a power of two
,
IPv4 Addresses ▪ Divided into three levels?
▪ Network address ▪ Subnetworks (subnets) ▪ Hosts (nodes)
,
what does Masks do ?
▪ Used to separate the different parts of the address
,
IPv4 Datagram Format Diagram ?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageolsfrx-14A5D8C03356DFD1F0F.png
,
IP Addresses Diagram ?
IP Block Addresses
,
IP Addresses IP Hierarchy and Subnet Mask Diagram ?
IP Hierarchy and Subnet Mask
,
Reseved IP Addresses
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagecoc0qx-14A5D8DF1212D3B10F3.png
,
Two methods to distribute IP addresses more efficiently:?
- Use of private network IP addresses behind a router 2. Dynamic Host Configuration Protocol (DHCP)
,
what does Dynamic Host Configuration Protocol (DHCP) do ?
Maintain a bank of available IP addresses and assign them dynamically to computers for use when the computers are attached to the network Method often used by large organizations, DSL and cable providers
,
what does DHCP Client and server ?
* DHCP client on computer or network device broadcasts a query to locate the DHCP server * DHCP server responds with a lease which includes an IP address, domain name of network, IP address of DNS server, subnet mask, IP address of gateway and other configuration parameters
,
Operation of IP two major functions?
- ▪ Routes datagrams from node to node until they reach their destination node 2. ▪ Translates IP addresses to physical addresses before it passes the packets to the data link later for delivery
,
(ARP)
Address Resolution Protocol
,
when is the (ARP) network implemented ?
▪ Implemented at the network layer
,
what does ARP do ?
▪ Translation of IP address to physical address at each intermediate node until destination is reached ▪ A broadcast of the IP address is sent to every node on the network. The matching node responds with a physical address ▪ Physical address (MAC address in the case of Ethernet) is sent in frame to the data link layer At final destination, the packet is passed up to the transport layer for deployment to the application layer
,
Data Link Layer what is this responsible for ?
Layer responsible for transmitting a packet from one node to the next node
,
how is node access defined ?
Node access defined by the medium access control (MAC) protocol ▪ Steer data to its destination ▪ Detect errors ▪ Prevent collisions
,
what does Ethernet (CSMA-CD)?
▪ Predominant medium-access protocol for local area networks ▪ Standard Ethernet packet is a frame (see next slide)
,
Ethernet Frame
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagetjz1qx-14A5D9CF97736E01D1D.png
,
Hub-Based Ethernet
* Simple means of wiring bussed Ethernet together * Logically still a bus network * CSMA-CD
,
when does the collision happens in the hub- based Ethernet happen ?
Collision ▪ Occurs when multiple nodes access the network in such a way that their messages become mixed and garbled
,
what is Network propagation delay ?
Amount of time that it takes for one packet to get from one end of the network to the other
,
when is gthe hub based Etherent work ?
▪ Adequate for networks with light traffic
,
what Switched Ethernet do ?
- Permits point-to-point connection of any pair of nodes 2. Multiple pairs can be connected simultaneously 3. Possible to connect nodes in full-duplex mode 4. Each pair of connections operates at the maximum bit rate of the network
,
(QoS)
Quality of Service
,
wh/at does QOS do
. 1. Methods to reserve and prioritize channel capacity to favor packets that require special treatment 2. Service guarantees from contract carrier services that specify particular levels of throughput, delay and jitter
,
Jitter
variation in delay from packet to packet
,
Differentiated service (DiffServ) about
- ▪ 8-bit (DS) field in IP header 2. ▪ Set by the application at the sender or by the first node 3. ▪ Diffserv capable nodes such as routers can then prioritize and route packets based on the packet class
,
Network Security Categories
- Intrusion 2. Confidentiality 3. Authentication 4. Data integrity and non-repudiation 5. Assuring network availability and access control
,
Intrusion
Keeping network and system resources free from intruders
,
Confidentiality
Keeping the content of data private
,
Authentication
Verifying the identity of a source of data being received
,
Data integrity and non-repudiation
Protecting the content of data communication against changes and verifying the source of the message
,
Assuring network availability and access control
Keep network resources operational and restricting access to those permitted to use them
,
▪ Network intrusions how /
▪ Packet sniffers read data in a packet as it passes through a network ▪ Probing attacks to uncover IP address / port numbers that accept data packets
,
what are Physical and Logical Restriction ?
Physical and Logical Restriction ▪ Limit access to wiring and network equipment ▪ Firewall ▪ Private networks
,
Encryption
1-Symmetric key cryptography Both key used for encryption and decryption Both sender and receiver use the same key which makes security difficult 2- Public key cryptography Two different keys are used for encryption and decryption
,
MPLS
(Multi-Protocol Label Switching) Creates a virtual circuit over packet switched networks to improve forwarding speed of datagrams
,
ATM
(Asynchronous Transfer Mode) ▪ Partial-mesh network technology in which data passes through the network in cells (53-byte packets)
,
SONET and SDH
(Synchronous Optical Network) and (Synchronous Digital Hierarchy) Protocol that uses fiber optic to create wide area networks with very high bit rates over long distances
,
Frame Relay
▪ Slow, wide area network standard
,
Frame Delay
A standardized wide area network technology that specifies the physical and logical link layer of digital telecommunications channels using a packet switching methodology
