Brainscape's Knowledge GenomeTM


Top Flashcards (Certified)
All Flashcards

IT110 > export_week 7 chapter 7 the cpu and memory > Flashcards

export_week 7 chapter 7 the cpu and memory Flashcards

1
Q

,

CPU: Major Components

A

▪ ALU

CU

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

,

ALU

A

arithmetic logic unit)

▪ Performs calculations and comparisons

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

,

CU

A

(control unit)

▪ Performs fetch/execute cycle

Accesses program instructions and issues commands to the ALU

Moves data to and from CPU registers and other

hardware components

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

,

Subcomponents: of the CPU

A

Memory management unit: supervises fetching

instructions and data from memory

I/O Interface: sometimes combined with memory

management unit as Bus Interface Unit

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

,

System Block Diagram

A

https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imaget5ujrx-14A623EF3484D1AD610.png

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

,

Concept of Registers

A

▪ Small, permanent storage locations within the

CPU used for a particular purpose

▪ Manipulated directly by the Control Unit

▪ Wired for specific function

▪ Size in bits or bytes (not in MB like memory

▪ Can hold data, an address or an instruction

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

,

▪ How many registers does the LMC have?

▪ What are the registers in the LMC?

A

two the baskets

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

,

Use of Registers

A

▪ Scratchpad for currently executing program

•

Holds data needed quickly or frequently

▪ Stores information about status of CPU and currently

executing program

  • Address of next program instruction
  • Signals from external devices
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

,

what about General Purpose Registers

A

User-visible registers

Hold intermediate results or data values, e.g., loop counters

Equivalent to LMC’s calculator

Typically several dozen in current CPUs

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

,

Special-Purpose Registers (PC )

A

Program Count Register (PC)

▪ Also called instruction pointer

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

,

Special-Purpose Registers (IR)

A

Instruction Register (IR)

▪ Stores instruction fetched from memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

,

Special-Purpose Registers

A

▪ Memory Address Register (MAR)

▪ Memory Data Register (MDR)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

,

Status Registers

A

▪ Status of CPU and currently executing program

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

,

▪ Flags

A

(one bit Boolean variable) to track condition like arithmetic carry and overflow, power failure, internal computer error

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

,

Register Operations

A

Stores values from other locations

(registers and memory)

▪ Addition and subtraction

▪ Shift or rotate data

▪ Test contents for conditions such as

zero or positive

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

,

Operation of Memory

A

▪ Each memory location has a unique address

▪ Address from an instruction is copied to the

MAR which finds the location in memory

▪ CPU determines if it is a store or retrieval

▪ Transfer takes place between the MDR and

memory

▪ MDR is a two way register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

,

Relationship between MAR,

MDR and Memory

A

https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageyl64qx-14A6244FA592BD3F909.png

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

,

MAR-MDR Example

A

https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagets74qx-14A6245FB8B15F5F3DA.png

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

,

Visual Analogy of Memory

A

https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagewq1jrx-14A62465FD82D7612E8.png

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

,

Individual Memory Cell

A

https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image5lihrx-14A6246EE3776B84806.png

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
21
Q

,

memory capacity determined by two factors ?

A
  1. Number of bits in the MAR

LMC = 100 (00 to 99)

2 K where K = width of the register in bits

  1. Size of the address portion of the instruction

4 bits allows 16 locations

8 bits allows 256 locations

32 bits allows 4,294,967,296 or 4 GB

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
22
Q

,

RAM:

A

Random Access Memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
23
Q

,

what is RAM (Dynamic RAM)?

A

▪ Most common, cheap, less electrical power, less

heat, smaller space

▪ Volatile: must be refreshed (recharged with power)

  • 1000’s of times each second
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
24
Q

,

SRAM (static RAM)

A

▪ Faster and more expensive than DRAM

▪ Volatile

▪ Small amounts are often used in cache memory

for high-speed memory access

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
25
# , Nonvolatile Memory?1
ROM ▪ Read-only Memory ▪ Holds software that is not expected to change over the life of the system
26
# , Nonvolatile Memory?2
▪ EEPROM ▪ Electrically Erasable Programmable ROM
27
# , Nonvolatile Memory ?
Flash Memory * Faster than disks but more expensive * Uses hot carrier injection to store bits of data * Slow rewrite time compared to RAM * Useful for nonvolatile portable computer storage
28
# , why two cycle process ?
▪ Two-cycle process because both instructions and data are in memory ▪ Fetch ▪ Decode or find instruction, load from memory into register and signal ALU ▪ Execute ▪ Performs operation that instruction requires ▪ Move/transform data
29
# , LMC vs. CPU Fetch and Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagesk5zqx-14A624C2B34604CD684.png
30
# , Load Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_253-14A624D51252008153D.png
31
# , Store Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_254-14A624DD0947E3E69CB.png
32
# , ADD Fetch/Execute Cycle
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_255-14A624E59B9327AE000.png
33
# , LMC Fetch/Execute
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_256-14A624ED42D413B7F75.png
34
# , what is a bus?
▪ The physical connection that makes it possible to transfer data from one location in the computer system to another ▪ Group of electrical or optical conductors for carrying signals from one location to another ▪ Wires or conductors printed on a circuit board ▪ Line: each conductor in the bus
35
# , ▪ 4 kinds of signals buses ?
1. Data 2. Addressing 3. Control signals 4. Power (sometime
36
# , Bus Characteristics
Number of separate conductors Data width in bits carried simultaneously Addressing capacity Lines on the bus are for a single type of signal or shared Throughput - data transfer rate in bits per second Distance between two endpoints
37
# , Bus Characteristics
Number and type of attachments supported Type of control required Defined purpose Features and capabilities
38
# , Bus Categorizations
▪ Parallel vs. serial buses ▪ Direction of transmission ▪ Simplex – unidirectional ▪ Half duplex – bidirectional, one direction at a time ▪ Full duplex – bidirectional simultaneously ▪ Method of interconnection
39
# , ▪ Method of interconnection
▪ Point-to-point – single source to single destination • Cables – point-to-point buses that connect to an external device ▪ Multipoint bus – also broadcast bus or multidrop bus • Connect multiple points to one another
40
# , Parallel vs. Serial Buses
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_257-14A6252FD871C12C7EA.png
41
# , Point-to-point vs. Multipoint?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_258-14A6253D3BE69D10F44.png
42
# , Classification of Instructions
▪ Data Movement (load, store) ▪ Most common, greatest flexibility ▪ Involve memory and registers ▪ What’s this size of a word ? 16? 32? 64 bits? ▪ Arithmetic ▪ Operators + - / * ^ ▪ Integers and floating point
43
# , Classification of Instructions2
▪ Boolean Logic ▪ Often includes at least AND, XOR, and NOT ▪ Single operand manipulation instructions ▪ Negating, decrementing, incrementing, set to 0
44
# , More Instruction Classifications
Bit manipulation instructions ▪ Flags to test for conditions Shift and rotate Program control Stack instructions Multiple data instructions I/O and machine control
45
# , Register Shifts and Rotates
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageq7mcrx-14A6255ACE7362A80AA.png
46
# , Program Control Instructions
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_259-14A6256C6882B957372.png
47
# , Stack Instructions
▪ Stack instructions ▪ LIFO method for organizing information ▪ Items removed in the reverse order from that in which they are added
48
# , Fixed Location Subroutine Return Address Storage: Oops!
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejao1qx-14A6257C19A43059998.png
49
# , Stack Subroutine Return Address Storage
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejcs1qx-14A62582D275BF9888A.png
50
# , Stack Subroutine Return Address Storage
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imagejcs1qx-14A625918221CE1FD03.png
51
# , Block of Memory as a Stack
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/imageko3brx-14A6259D73E4211963E.png
52
# , Multiple Data Instructions
▪ Perform a single operation on multiple pieces of data simultaneously ▪ SIMD: Single Instruction, Multiple Data ▪ Commonly used in multimedia, vector and array processing applications
53
# , Instruction Elements
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_260-14A625B3A3D2AB36CA7.png
54
# , Instruction Format
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_261-14A625B1AE748A4B5BD.png
55
# , ▪ Instruction is ?
▪ Direction given to a computer ▪ Causes electrical or optical signals to be sent through specific circuits for processing
56
# , Instruction set ?
▪ Design defines functions performed by the processor ▪ Differentiates computer architecture by the Number of instructions Complexity of operations performed by individual instructions Data types supported Format (layout, fixed vs. variable length) Use of registers Addressing (size, mode
57
# , Instruction Word Size
▪ Fixed vs. variable size ▪ Pipelining has mostly eliminated variable instruction size architectures ▪ Most current architectures use 32-bit or 64-bit words ▪ Addressing Modes ▪ Direct Mode used by the LMC ▪ Register Deferred ▪ Also immediate, indirect, indexed
58
# , Instruction Format Examples
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/image0ah4qx-14A625E16832BEC9267.png
59
# , What is a bus?
https://s3.amazonaws.com/classconnection/655/flashcards/7082655/png/selection_262-14A626011877D139C3A.png
60
# , what is bus 
A line is a single conductor carrying an electrical signal between components. It carries one bit of information. – A bus is a collection of lines used to transfer multiple bits of information at a time. – The width of a bus is the number of lines
61
# , compare Point-to-point vs. multipoint ?
– Point-to-point busses connect two components | – Multipoint busses connect more than two component
62
# , what is contention
Simplex busses transmit only in one direction. Half-duplex busses transmit in both directions but not simultaneously. Full-duplex busses transmit in both directions at the same time. If busses are not full duplex, then a protocol must control access to prevent collisions on the bus – CSMA/CD on Thinnet Ethernet (IEEE 802.3) – CSMA/CA on WiFi (IEEE 802.11)
63
# , Busses carry what do they do ?
data from one component to another.
64
# , The width of the bus determines
the number of bits at a time that can be transmitted.
65
# , When the bus is half duplex or is multipoint, then an
an algorithm is needed to control access to the bus to prevent collisions.

IT110 (10 decks)

Brainscape helps you reach your goals faster, through stronger study habits.
© 2025 Bold Learning Solutions. Terms and Conditions