CPU Flashcards

1
Q

The ___ is built around the CPU

A

system architecture

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

Most client computers have one chip and are referred to as?

A

single-processor computers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

CPUs are manufactured on a silicon wafer called?

A

a die

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

have multiple physical CPU chips

A

Multiprocessor computers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

an address that a CPU begins reading from whenever the CPU receives a reset signal

A

reset vector

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

a register on a CPU that contains the address of the next instruction the CPU will execute

A

program counter

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

What part of the CPU is responsible for reading and executing machine code?
−A) bus
−B) control unit
−C) core
−D) register

A

C) core

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

provides timing and coordination between other parts of the CPU

A

the control Unit

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

performs the primary task of executing instructions

A

Arithmetic logic unit (ALU)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

a temporary holding location where data must be placed before the CPU can use it

A

registers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

intercepts accesses to memory for data or code and checks if the requested data is in cache first

A

Memory/cache controller

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

A series of lanes used to communicate between the CPU and other major parts of the computer

A

system bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

carries status signals between the CPU and other devices

A

control bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

carries address signals to indicate where data should be read or written to in the system’s memory

A

address bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

carries the actual data that is being read from or written to system memory

A

data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Two general CPU designs are used today:

A

−Complex Instruction Set Computing (CISC)
−Reduced Instruction Set Computing (RISC)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

a list of commands the CPU can understand and carry out

A

instruction set

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

a small program inside the chip that interprets and executes each instruction

A

microcode

19
Q

a computer program that takes a high-level language and turns it into assembly code that is executed by the CPU

A

compiler

20
Q

turns those instructions into numeric values called opcodes

A

assembler

21
Q

what defines how fast it can perform operations?

A

the speed of the CPU

22
Q

The most frequently used indicator is ?

A

the internal clock speed

23
Q

the speed at which a CPU executes an instruction or part of an instruction

A

the internal clock

24
Q

what does the CPU use to communicate with other chips in the computer and the rest of the computer?

A

the external clock

25
Q

Most modern CPUs have ___ built into the chip

A

cache memory

26
Q

While the CPU is executing program code, instructions or data that are most
likely to be used next are fetched from main memory and placed in cache
memory

A

just fact

27
Q

the different levels of cache?

A

Level 1 (L1) cache is the fastest and usually runs at the same speed as the
CPU
−Level 2 (L2) cache is slower than L1, but much larger, where lvl 1 gets its speed
−Level 3 (L3) cache, until the last several years, was not part of the CPU
chip, but part of the motherboard
−Level 4 (L4) cache will usually be found on the motherboard (if it exists)

28
Q

predicts what data will be needed and makes the data available in cache before it is needed

A

cache controller

29
Q

an internal communications pathway that specifies the source and target addresses for memory reads and writes

-Typically runs at the external clock speed of the CPU
− The width is the number of bits that can be used to address memory

A

address bus

30
Q

allows computer components, such as the CPU, display adapter, and main memory, to share information

-The number of bits indicates how many bits of data can be transferred from memory to the CPU in one clock tick

A

data bus

31
Q

-Information is transported on ___ to keep the CPU informed about the status of resources and devices connected to the computer

-Memory read and write status is transported on this bus, as well as interrupt requests (IRQ)

A

control bus

32
Q

a request to the processor to “interrupt” whatever it is doing to take care of a process, which in turn might be interrupted by another process

A

interrupt request

33
Q

is the ability to run two or more processes (known as threads) at the same time

A

multithreading

34
Q

the smallest piece of computer code that can be independently scheduled for execution

A

thread

35
Q

allows two threads to run on each CPU core simultaneously

A

hyper-threading (HT)

36
Q

the description of a CPU’s internal circuitry, defining characteristics such as the technology used to create the chip, the supported instruction set, and the bit size

A

microarchitecture

37
Q

manufactures processors that compete with Intel’s line of processors

A

AMD Processor

38
Q

RISC processors that are commonly used in mobile devices such as smartphones and tablets

-used in embedded systems and are starting to be used in notebook computers

A

Advanced RISC Machines (ARM) processors

39
Q

multiple CPU’s

A

multiptocessing

40
Q

multiple proceses

A

multithreading

41
Q

multiple tasks on the clock

A

pipelining

42
Q

the ability to run a processor faster than its stated clock speed

A

overclocking

43
Q

The ability of the CPU to perform more than one task on a single clock cycle is?

A

pipelining

44
Q

determines which process to start given the multiple processes waiting to run

A

CPU scheduling