von neumann architecture Flashcards
von neumann architecture
the design upon which many general purpose computers are based. This architecture uses the stored program concept
how are data and instructions stored
as binary digits
where are data and instructions stored?
in the RAM
where are instructions fetched from, and how?
they are fetched from memory, one at a time (serially)
what does the processor do?
it decodes and executes an instruction, before cycling around to fetch the next instruction
when does the cycle stop?
until there are no more instructions available
what are the key elements of von neumann architecture
- data and instruction turned into binary
- data and instructions stored in RAM
- instructions fetched from memory serially
- processor decodes and executes instruction before fetching the next one
- cycle continues until instructions are finished
what are the 5 special registers that a processor uses when processing
- program counter
- MAR
- MDR
- CIR
- ACC
program counter
holds the memory address of the next instruction to be fetched from main memory
MAR
memory address register- holds the address of the current instruction that is to be fetched from the memory
MDR
memory data register- holds the contents found at the address held in the MAR, or data which is to be transferred to main memory
CIR
current instruction register- holds the instruction that is currently being decoded and executed
ACC
accumulator- holds the results of processing
the fetch-decode-execute cycle
the cycle that the central processing unit follows from boot-up until the computer has shut down in order to process instructions
steps of the fetch-decode-execute cycle
- the memory address held in the program counter is copied into the MAR
- the address in the program counter is then incremented - or increased - by one. The program counter now holds the address of the next instruction to be fetched
- the processor sends a signal containing the address of the instruction to be fetched along the address bus to the computers memory
- the instruction held in the memory address is sent along the data bus to the MDR
- the instruction held in the MDR is copied into the CIR
- the instruction held in the CIR is decoded and then executed. The results of processing are stored in the ACC
- the cycle then returns to step one