types of processor Flashcards

1
Q

stored program concept

A

Program must be loaded into main mem to be executed
Instructions fetcehd 1 at time, decoded, executed dequentially by cpu
Sequqnce of instruc only changed by conditional or unconditional jump instruc

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

von neumann arch

A

instruc + data stored in same main mem
transferred using single shared bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

harvard arch

A

data and instruc in different memories , use different buses

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

what is harvard ach commonly used in

A

embedded systems
digital signal processing (DSP)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

pros of harvard arch

A

no bottlenecking
diffferent size mem + word length can be used for data and instruc

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

advantage von neumann arch

A

cheaper
less complex
simpler design of CU
data from mem and devices accessed same way

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

whats von neumann arch used in

A

pcs, laptops, servers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

what do data and instruc share in v.Neu arch

A

same mem + same word length

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

why is 1 bus a con for v.Neu
and why is it a pro

A

bottlenecking can occur

but simpler for cu design

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

pro and con of 2 buses harvard arch

A

pro - allow parallel access to data and instruc
con - more complicated and expensive for cu design

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

contemporary arch

A

aspects of both Neu + harv arch

e.g in desktop comp - 1 main mem for data and instruc, but cache divided into data and instruc cache

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

special feature of some dsps

A

multiple parallel data buses + only 1 instruc bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

CISC

A

large instruc set - used to do tasks in as few lines of assembly lang as possible

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

RISC

A

small num of simple instruc (each taking 1 clock cycle) which are used to do all operations in many registers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

avantage CISC

A

quciker to code program
compiler has little work to do to translate high lvl lang to machine code
little ram used to STO instructions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

avantage RISC

A

hardware simpler to build -fewer circuits needed for carrying out complex instructions
allows for pipelining due to 1 clock cycle instructions
RISC’s use of ram and software allow 4 better performance cpu at lower cost

17
Q

Multi core processor

A

known as parallel system
distribute workload across many cores

18
Q

co processor system

A

extra processor used to supplement the CPU
generally has limited range of functions

19
Q

GPU

A

specialised electronic curciuit
very efficient at img processing
has 1000s of cores - designed for parallel processing
can process large blocks of visual data simultaneously