Processor components Flashcards

1
Q

Whats a bus

A

a connector that transfers signals between internal components.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

typical num of lines in a bus

A

8, 16, 32, 64 lines

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

link b/w control bus + processor, I/O, memory

A

sends control signals to all of them + receives control signals from them

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

link b/w data bus + processor, I/O, memory

A

sends and receives data from all three

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

link b/w address bus + processor, I/O, memory

A

adress sent from processor to it ONLY
sneds addresses to MEMORY only
sends and receives addresses to/from I/O

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

5 control signals

A

memory read/write
bus request/grant
clock

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

memory read

A

data from addressed location in ram placed on data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

memory write

A

data on data bus written into addressed location in ram

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

bus request

A

indicates device requesting use of data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

bus grant

A

indicates CPU has granted access to data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

clock

A

synchronises operations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

operations of ALU

A

performs arithmetic, logical and shift operations on data

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

accumulator

A

general purpose register where results from ALU stored

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

the dedicated registers in the CPU

A

Program counter - holds mem address of next instruc to be executed
CIR - holds current instruction which is split into operand + opcode
MAR - hold address in mem where processor is required to fetch or store data to/from
MDR - temp holds data moving between processor and main mem
ACC

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

opcode

A

specifies insturction to be carried out

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

operand

A

holds either:
address of data to be used, which is then copied to MAR
actual data to be operated on which is passed to MDR

17
Q

FDE cycle

A

PC holds address of next instruction to be executed
MAR copies memory address from PC
Data of memory address in MAR copied to MDR, if additional data needed, MDR fetches it. Simultaneuously, PC is incremented.
Contents of MDR copied to CIR
CIR decodes instruction - break down to operand + opcode. If additional data needed, fetched from RAM, passed to ACC.
Instruction executed

18
Q
A