structure and function of a processor Flashcards

The characteristics of contemporary processors,input,output and storage devices

You may prefer our related Brainscape-certified flashcards:
1
Q

Define the central processing unit

A

Carries out the instructions in computer programs.

The central processing unit ‘runs programs’ by continually fetching, decoding and executing instructions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

Define the arithmetic logic unit

A

The ALU carries out the calculations and logical decisions. The results of its calculations are stored in the accumulator.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Define the control unit

A

The control unit sends out signals to coordinate how the processor works.

It controls how data moves around parts of the CPU and how it moves between the CPU and memory.

Instructions are decoded in the control unit.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

Define what registers are

A

Areas of memory within the processor itself.

  • They can be accessed at extremely fast speeds so the processor can use them without causing a bottleneck.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

special purpose registers
What is the purpose of the program counter (PC)?

A

special purpose register - Registers in the processor that have a specific use.

PC - Holds the memory address of the next instruction to be executed.

With each execution of the FDE cycle, it gets incremented to point to the next instruction, allowing the program to be executed in sequence, instruction by instruction.

The program counter can be changed by instructions that alter the flow of control
Eg. branch, BRA, BRP

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

special purpose registers
what is the purpose of the memory data register (MDR)?

A

special purpose register - Registers in the processor that have a specific use.

MDR - Stores the data or instructions that are to be fetched from or sent to memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

special purpose registers
What is the purpose of the memory address register (MAR)?

A

special purpose register - Registers in the processor that have a specific use.

MAR - Stores the address of the data or instructions that are to be fetched from or sent to memory.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

special purpose registers
What is the purpose of the current instruction register (CIR)?

A

special purpose register - Registers in the processor that have a specific use.

CIR - Stores the most recently fetched instruction, which will be decoded and executed. ( split into opcode and operand)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

special purpose registers
What is the purpose of the accumulator (ACC)?

A

special purpose register - Registers in the processor that have a specific use.

ACC - stores the results of calculations made by the ALU

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What is the purpose of general purpose registers?

A

These can temporarily store data being used rather than sending data to and from memory.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What are ‘buses’

A

communication channels through which data can be sent around the computer.

Main buses:
- The data bus
- The address bus
- The control bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What is the data bus

A

The data bus carries data between the processor and memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

What is the address bus

A

The address bus carries the address of the memory location being read from or written to.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What is the control bus

A

The control bus sends control signals from the control unit.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

Describe the ‘fetch’ stage of the FDE cycle

A

1) The contents of the PC are copied to the MAR

2) The read signal is sent across the control bus and the contents of the MAR are sent across the address bus

3) The contents of the memory location stored at the MAR are then sent across the data bus and stored in the MDR

4) The contents of the MDR are then copied to the CIR

5)The PC is incremented by one unless the next instruction is BRZ, BRA, BRP

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Describe the ‘decode’ of the FDE cycle

A

6) The contents of the CIR are sent to the control unit

7) The instruction held in the CIR is decoded and split into opcode (the instruction) and operand (the address that we will get the data from )

17
Q

Describe the ‘execute’ of the FDE cycle

A

8) Data if needed is sent from MDR to the ACC. The instruction is executed and the result is held in the ACC as stored in main memory.

18
Q

What are the factors affecting the performance of the CPU

A
  • Clock speed
  • Number of cores
  • Amount of cache memory
  • Use of pipelining
19
Q

Describe how clock speed affects the performance of a computer

A

Clock speed synchronises operations
The faster the clock speed, the faster a computer can fetch, decode and execute instructions.

20
Q

Describe how the number of cores affects the performance of a computer

A

A core is a distinct processing unit on the CPU that can run independently.

  • This means it can execute its own fetch-decode-execute cycle independently this is known as parallel processing.
  • Each processor can also work on different parts of the same task
21
Q

Describe how cache size affects the performance of a computer

A

This is a small amount of fast temporary memory built into the processor itself that makes up for the RAMs slow accessing time.

Data that is likely to be regularly accessed is kept here.

22
Q

Describe the different levels of cache

A

Level one: Cache is the smallest and built directly into the CPU. Often each core will have its own level of cache

Subsequent levels: Larger and further away from the heart of the CPU and slower to access

Modern CPUs tend to have three or four levels of cache.

23
Q

Describe how pipelining affects the performance of a computer

A

The processor fetches an instruction while the previous one is being decoded and the one before is being executed.

This reduces how long the CPU is idle and increases CPU efficiency.

24
Q

Structure and functions of Von Neumann architecture

A

features:
- Single control unit
- single arithmetic logic unit
- Single memory store that contains both instructions and data

Storing data and instructions in the same memory unit and having them travel along the same bus can hold them up

25
Q

Structure and functions of Harvard architecture

A

features:
- Separate memory units and buses for data and instructions

This is useful for when memories have
different characteristics, i.e. instructions may be read-only, while data may be read-write.

26
Q

Structure and functions of contemporary processors

A

Contemporary processors
Use a ​combination of Harvard and Von Neumann​ architecture.

Von Neumann is used when working with data and instructions in main memory but uses
Harvard architecture to divide the cache into instruction cache and data cache.

27
Q

LDA request (execute)

A
  • Operand (memory address) is copied to the MAR
  • Read request is sent to the control unit
  • Operand goes through the address bus to the RAM
  • Data copied to the MDR through the data bus
  • Data is copied to the ACC
28
Q

STA request (execute)

A
  • Write request is sent to the control unit
  • Operand goes through the address bus to the RAM
  • Data is copied from ACC to MDR
  • Data is copied from the MDR through the data bus to the current location
29
Q

ADD/SUB (execute)

A
  • Operand (memory address) is copied to the MAR
  • Read request is sent to the control unit
  • Operand goes through the address bus to the RAM
  • Data copied to the MDR through the data bus
  • Data in the ACC and new data is copied to the the ALU
  • The result is copied back to the ACC
30
Q

BRA (execute)

A
  • operand is copied to the PC
31
Q

BRP/BRZ (execute)

A
  • Data in the ACC is copied to the ALU
  • logical operation occurs (eg. a check)
  • Operand is copied to the PC