Lecture 3: Machine Organization 3 Flashcards

1
Q

Device Controllers:

A

Hardware interface between device and bus : handles the I/O signals of the CPU (Do not confuse with device drivers which are software)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

I/O interface:

A

method used to transfer info between device and memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Programmed I/O:

A

I/O instructions are part of a processor program and CPU executes the instruction of the program (transferring data to memory).

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

Interrupt-initiated I/O:

A

Device interrupts the CPU to transfer its data

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Direct Memory Access (DMA):

A

device had direct access to memory

no CPU involvement is necessary

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

Device Drivers:

A

Program that enables hardware devices to communicate

with the computer’s OS. Part of the OS

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Buffering/prefetch:

A

When device op reads more data than user requested (use all n data registers)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

Interrupt Request Flag (IR Flag)

A

Requires additional hardware (so requires more complex HW/SW but offers more efficient use of computer resources)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

“Block-oriented” devices

A

Transfer a lot of data with 1 I/O request.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

User mode:

A

Execution in user role (limited, no privileged instructions)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

Kernel mode:

A

Execution is OS role (Privileged instructions allowed)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

Direct Memory Access(DMA)

A

Removes CPU from data transfer altogether

  1. Smart controller transfers all data directly to memory
  2. CPU initiates as before, but adding a memory location to request where result will be stored
  3. One interrupt only after all data transferred
How well did you know this?
1
Not at all
2
3
4
5
Perfectly