Brainscape's Knowledge GenomeTM


Top Flashcards (Certified)
All Flashcards

🍎 > Hardware > Flashcards

Hardware Flashcards

1
Q

RME: definition and one thing

ARM

A

Realm management extension
Architecture extension for Arm’s confidential compute architecture

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

SME

ARM

A

Scalable matrix extension

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

ICC_IAR

GIC

A

Interrupt acknowledge register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

MTE: How do enable tag checking for a memory region in stage 1?

A

PTE index to MAIR with tagged attribute

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

What’s WIMG?

XNU

A

Memory attributes in pmap such as cache abilities and MTE

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

POE2

ARM

A

Permissions overlay extension 2

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

MTE: tag to memory ratio

A

4 bit tag for every 16 bytes of physical memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

MTE: read, write and generate tag instructions

A

LDG, STG, IRG

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

AMX

Apple Hardware

A

Apple matrix extension

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

CPMU: definition and four features

Apple Hardware

A

Core performance monitor unit
Cycle counter
Filtered event counter
Event sampling
Counter overflow exception

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

UPMU: definition and description

Apple Hardware

A

Uncore performance monitor unit
Counting events in uncore blocks such as LLC
counter overflow exception

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

CLPC: definition, description, aka

Apple Tech

A

Closed loop performance control
System power management and performance control
Also known as AON_PMU

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

H16 Mac Chips

A

G: Donan
Brava

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

H17 Mac Chips

A

G: Hydra
Sotra

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

H18 Mac Chips

A

P: Thera
A: Tilo
G: Komodo

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Apple silicon high density compute server 2025: code, chip, storage, NIC, ancestor

A

J226
Replaces J126
32x H17G
1 TB storage
200 Gbps NIC

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

HDR: definition and description

Graphics

A

High dynamic range
Enable a monitor to display a broader spectrum of colors and contrasts

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

ARM system ready

A

Measures compliance to a set of hardware and firmware standards

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

GICH_ELRSR: description

ARM GIC

A

Empty list register status register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

AVX

Intel Architecture

A

Advanced vector extension

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
21
Q

CPP RCTX

ARM

A

Cache prefetch prediction restriction by context

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
22
Q

CFP RCTX

ARM

A

Control flow prediction restriction by context

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
23
Q

ARM： FEAT_LOR - definition and description

A

Limited ordering regions
Allow large systems to perform special load and store instructions that provide order for a specified region of physical memory

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
24
Q

POE: how to identify code and data spatially

A

Translation of the VA on a per page granularity

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
25
Q

POE: how to identify code temporally

A

TIndex

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
26
Q

POE: 3 spatial access enforcement

A

What code can run
What code can read or write what data
What code can execute which instructions or access which system registers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
27
Q

POE: POIndex: definition and description

A

Permission overlay index
Specified in stage 1 translation table descriptor

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
28
Q

POE: FPOIndex: definition and description

A

Fetch POIndex
The POIndex from the translation of current PC VA

29
Q

POE: DPOIndex: definition and description

A

Data POIndex
The POIndex from the translation of the VA for the target of a memory accessing instruction

30
Q

POE: TIndex

A

Temporal index

31
Q

POE: POTIndex: definition and description

A

Permission overlay table index
Index into DPOT and TTT

32
Q

POE: FGDTIndex: definition and description

A

Fine grained dynamic trap index
Select which FGDT register to use

33
Q

POE: IRT: definition, 2 input, 3 output

A

Instruction region table
In memory table that generates execute permission, FGDTIndex and POTIndex from TIndex and FPOIndex

34
Q

POE: DPOT: definition and description

A

Data permission overlay table
Describes stage 1 data read and write permission subtractions from POTIndex and DPOIndex

35
Q

POE: TTT: definition and description

A

TIndex transition table
Describe the permitted transitions of TIndex

36
Q

POE: FGDT: definition and description

A

Fine grained dynamic trap
Restrict instruction and system register accesses

37
Q

POE: PLB

A

Permission look aside buffer

38
Q

POE: LDSTT_ELx

A

Value of FPOIndex to be used by load and store unprivileged instructions

39
Q

POE: TPS: D2

A

Thread private state check
Restrict any access by the thread to a thread private page that is outside its min and max bounds

40
Q

RDMA: d2

A

Remote direct memory access
Access from the memory of one computer into that of another without involving either one’s operating system

41
Q

Context synchronization event: what, how 3

ARM

A

Guarantee visibility of any system register change
ISB
exception entry and return
Exit from debug state

42
Q

ARM: S2PIE: definition

A

Stage 2 Permission Indirection Enable

43
Q

ARM: TPS: d2

A

Thread private state
Prevent access to a thread private page that is outside its min and max bounds

44
Q

ARM: BTI2: where, three requirements

A

Enhanced guarded page
Link register set by instruction before BTI c
landing pad for branches
landing pad for returns

45
Q

ARM Memory: Uncached: what and when

A

Provides real time guarantees as the memory is never cached
Available in H12+

46
Q

ARM memory: non cached

A

Write combined memory that reduces likelihood of cache snooping

47
Q

RGSR_EL1

ARM MTE

A

Random (allocation tag) generator seed register

48
Q

GCR_EL1

ARM MTE

A

Tag control register

49
Q

TFSR_EL1

ARM MTE

A

Tag fault status register

50
Q

ARM

VMSA Locks

Purpose

A

Control the MSR write-access to various ARM ISA system registers.

51
Q

APRR: definition

Apple Hardware

A

Access protection restriction register

52
Q

Granule protection table

ARM

A

Tracks whether a page is used for realms, trust zone or normal world

53
Q

H19 SoC Names

A

P/iPhone: Borneo
A/iPhone: Banda
ASM: Andros
G: Delos

54
Q

ISA: TUNIMP

A

Trap unimplemented PSTATE or instructions

55
Q

FEAT_NV2p1

ARM

A

Retain bits that are used in EL2 but reserved in EL1

56
Q

FEAT_ECV: what, 2 benefits for our virtualization stack

ARM

A

Enhanced counter virtualization
offset between EL0/1 and EL2 view of physical time
Direct physical timer interrupt to vGIC

57
Q

FEAT_UINJ

ARM

A

Provide higher privilege software with a future proofed mechanism to inject an Undefined Instruction exception into lower privilege software

58
Q

S1PIE

ARM

A

Arm indirection permission scheme

59
Q

ERETAA/ERETAB compared to ERET: what, input

A

Authenticate the address in ELR
SP as modifier, IA/IB as πŸ”‘

60
Q

PACGA: what, 3 inputs, contrast with PACIx

A

Compute pointer authentication code for an address
Address in the first source register, modifier in the second source register, generic πŸ”‘
Same PAC bits regardless of TBI and TxSZ

61
Q

Three Apple mode PAC πŸ”‘ diversification

A

Host EL2/0: HMKEY
Guest EL1/0: VMKEY
Per-key 4 bit value

62
Q

ARM breakpoint slip avoids 4 things

A

Replace BRK with original instruction, and vice versa
Stop other threads which share the breakpoint
Create instruction pages
Perform instruction specific adjustments (BL)

63
Q

BTI: purpose, function, integration

ARM

A
  1. Purpose: Marks valid branch targets to prevent branch target injection (e.g., Spectre v2).
    1. Function: Requires indirect branches to land on valid BTI markers; invalid targets raise exceptions.
    2. Integration: Works with guarded pages and Pointer Authentication for control flow security.
64
Q

FEAT_CMOW

A

control for cache maintenance permission

65
Q

FEAT_ASID2

A

Concurrent use of two ASIDs

66
Q

FEAT_ETS3

A

Enhanced translation synchronization v3

67
Q

FEAT_STEP3: d2

A

Enhanced software step extension
Software step executes stuffed instruction instead of the instruction at that VA

68
Q

ARM: RAS

A

Reliability, availability and serviceability

69
Q

FEAT_NV3

two benefits

A

Avoid unnecessary trapping of ERET instructions under nested virtualization
Avoid unnecessary trapping of TLBI instructions under nested virtualization

🍎 (8 decks)

Brainscape helps you reach your goals faster, through stronger study habits.
© 2025 Bold Learning Solutions. Terms and Conditions