Digital Systems T2 Flashcards

1
Q

If we add two numbers of the same sign and the sign of the result is opposite of the sign did overflow occur?

A

Yes

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

the zero (Z) status bit is 1 if the result is:

A

0

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

For 2sC represented numbers, the negative status bit (N) is 1 if the MSbit of the result is:

A

1

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

A Shift right arithmetic

A

Replicates the MSbit to maintain the sing of the operand in 2sC

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

A rotate left through carry (RLC) allows us to transfer into the carry the value

A

of the MSbit of the operand

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

A Verilog task is similar to a procedural in a high-level programming language

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Which type of operation is NOT implemented in an ALU?

A

Storage

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

We can shift or rotate by ONE or MORE positions

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

The ALU outputs the results of ONE and ONLY one operation at a time

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

The C and the V values are not relevant for

A

Logical Operations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

The VHDL conditional signal assignment is like the procedural if-else can be used in the concurrent block of code

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

The VHDL select signal assignment is like the procedural case but can be used in the concurrent block of code

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

The verilog conditional operator can be used in both concurrent and procedural blocks of code

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

The verilog conditional operator can be nested

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

Which description results in a more efficient implementation?

A

Structural (Hierarchical)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

To write an arbitrary value into a register, which of the following control signals can we activate?

A

Load

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

The attribute signal_name’event detects a change in signal name, which can be either low-to-high or high-to-low

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

The keyword ‘negedge’ in Verilog detects the occurrence of

A

A falling edge of a signal

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

The DFF is an

A

Edge triggered device

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

The user of a memory starts a memory access cycle by first providing the address of the location to be accessed

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
21
Q

A ROM loses its content when powered down

A

False

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
22
Q

A m-bit wide address value can access

A

2^(m) locations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
23
Q

The Din and WR input ports are necessary in a

A

RAM

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
24
Q

A RAM loses its content when powered down

A

True

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
25
In both ROM and RAM memories
Locations are accessed with the same access times
26
during either READ or WRITE cycle the user of a memory has to provide an address
True
27
The content and/or organization of data memory is described by memory (address)
True
28
The address value 10xxx110 points to
Eight locations
29
A Special Function Register (SFR) can be designed using the FSM design methodology
True
30
The parallel output value of a SFR is
Equal to the Present State value i.e, the outputs of the registers's DFFs
31
The registers of a register file share
Control signals and inputs and output ports
32
Which IS or ISA implemented only a few tens of instructions and each instruction completes a "simple" operation
RISC
33
The computer design methodology divides the design into two major function blocks: DP and CU
True
34
how many address locations does this address value reference: 1x0x?
4
35
which of the following code representations is NOT (easily) readable?
Machine language
36
In dxp RISC the MAeffective is calculated as the sum of an address value and a register value
True
37
The ISA represents the design interface between
The logic designer and software designer (programmer)
38
Aside from the IS the ISA contains information about the organization of storage
True
39
In which functional block is data being processed, i.e. stored, transferred, and manipulated?
DP
40
Which functional block is responsible for the sequencing of events in the CPU (DP&CU)?
CU
41
Which special function control register holds the address of the next instruction word (IW) to be fetched?
PC
42
An ASM chart STATE BOX captures…
Concurrent events
43
The Operation Code (OpCode) field in the dxpRISC IW determines
The operation to be performed
44
An ASM chart binary conditional has
One input and two outputs
45
Which special function control register holds the instruction word (IW) of the current instruction?
IR
46
A (hardware) stack is a
Last-infist-out (LIFO) memory organization
47
To access memory-mapped I/O-Ps one uses
LD and ST instructions
48
Which of the following are I/O-Ps?
PB1 and SW
49
Which of the following values are NOT used to calculate the effective memory address for LD and ST?
PC
50
To access separate mapped I/O-Ps one uses
IN and OUT instructions
51
Which are the two pieces of information that the CU needs to determine what cycle it has to execute?
OpCode and current MC
52
The process during which a binary IW (machine language instruction) is converted into a assembly language instruction is called
Disassembly
53
The CST is the design interface between the design of the DP and the CU
True
54
Which design tool captures BOTH sequential and concurrent events?
ASM chart
55
A JUMP instruction is a control flow instruction which can alter the sequential flow of instruction execution
True
56
The dxpRISC data path is described
Structurally
57
Instruction cycles (ICs) are in the dxpRISC are:
Variable length i.e, take different numbers of machine cycles
58
The Quartus *mif.file contains:
The values with which memory is initialized
59
The Instruction Decode (ID) machine cycle is necessary to
Transfer IW to the CU and allow it to decode it
60
in the context of the DE0-Nano Board, the LEDs are
Output peripherals