Chapter 19 Processor and Computer Architecture Flashcards

1
Q

Which are the solutions used to construct a control unit?

A

Hard-wired solution:
Works by using logic circuits
Microprogramming
Contains a ROM component in which microinstructinos or microcode for microprogramming are stored

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

By what name is Microprograming also known as?

A

Firmware

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What does computer architecture involve?

A

Instruction sets
The instruction format
The addressing modes
The registers accessible by instructions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

Which are the two types of processors?

A

RISC (Reduced Instruction Set Computers) and CISC (Complex instruction Set Computers)

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Which are the features of RISC and CISC?

A
RISC
    Has fewer instructions
    Simpler instructions 
    Small-cycle instructinos whenever possible 
    Fixed-length instruction
    Only load and store instructions to address memory
    Fewer addressing modes 
    Multiples register sets
    Hard-wired control unit
    Pipelining easier
    Easier to compile
CISC
    Has more instructions
    Requires repeated memory access
    More complex instructions 
    Multi-cycle instructions whenever possible 
    Variable-length instruction
    Many types of instructions to address memory
    More addressing modes 
    Fewer register sets
    Needs microprogramming since the instructions are more complex and more closely match high-level language constructs
    Microprogrammed control unit 
    Pipelining more difficult
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What is pipelining?

A

Pipelining is a form of parallelism applied specifically to the execution of instructions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

What is needed for pipelining to be implemented?

A

For pipelining to be implemented, the construction of the processor must have five independent units, with each handling one of the five stages identified

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What does the five stage model consist of?

A
Instruction fetch (IF)
Instruction decode (ID)
Operand fetch (OF)
Instruction execute (IE)
Result write back (WB)
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

How much would it take for a processor to process without pipelining?

A

Without pipelining it would take five times more time for the processor to process

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

Which are the options of handling interrupts?

A

Erase pipeline instructions in the pipeline when an interrupt occurs
Construct the individual units in the processor with individual program counter registers that allow current data to be stored for all of the instructions in the pipeline while the interrupt is handled

How well did you know this?
1
Not at all
2
3
4
5
Perfectly