structure and function of the processor pmt flashcards

made by pmt

1
Q

what does the ALU do

A

completes all arithmetic and logical operations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

what is the control unit

A

a part of the processor which directs operations inside the cpu

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

what are registers

A

small memory cells that operate at
high speeds

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

where do all the ALU , Logic or shift operations occur

A

in registers

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

what does the program counter do

A

holds the address of the next instruction

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

in which part of the CPU do all calculations take place

A

ALU

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Where are immediate arithmetic and logic results stored

A

accumulator

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

what does the MAR do

A

holds the address of a location that is to be read from or written to

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

what does the MDR do

A

temporarily stores the data that has just been read from or the data needs to be written

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

what does the CIR do

A

holds the current instruction divided up into opcode and operand

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

what is a bus

A

a set of parallel wires connecting two or more components together

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

what is the system bus

A

the collection of the data bus address bus and control bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

what is the width of a bus

A

number of parallel wires it has

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

what is the data bus

A

a bidirectional bus used to transport data and instructions between components

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

what is the control bus

A

bi directional bus used to transmit control signals between internal and external components

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

what is the address bus used for

A

used to transmit the Memory address specifying where the data is to be sent from or retrieved from

17
Q

what does adding a wire to the address bus do to the number of addressable locations

A

doubles the number of addressable locations

18
Q

what does the bus request indicate

A

indicates a device is requesting access to the data bus

19
Q

what does the bus grant indicate

A

indicates that the cpu has granted access to the data bus

20
Q

what does memory write do

A

causes the data on the data bus to be written into the addressed location

21
Q

what does memory read do

A

causes the data from the addressed location to be placed onto the data bus

22
Q

what does the interrupt request control signal indicate

A

indicates that a device is requesting access to the CPU

23
Q

what is the clock control signal used for

A

used to synchronise instructions

24
Q

what is assembly language

A

programming language where mnemonics are used to represent instructions

25
what Is opcode
used to determine the type of instruction and what hardware to use to execute it
26
what is the operand
address if where the operation is performed
27
what occurs in the fetch phase
address from PC is copied to MAR Instruction held at the address is copied to the MDR by the data bus ,simultaneously the contents of the PC is increased by 1 The value of the MDR is copied to the CIR
28
What occurs during the decode phase
contents of CIR is split into operand and opcode
29
what occurs during the execute phase
opcode is executed on the data
30
what is the clock speed
the number of clock cycles completed per second
31
what is cache memory
is the CPUs onboard memory which can be accessed a lot faster than main memory
32
what is pipelining
process of completing the fetch decode and execute of three separate files simultaneously
33
what is von Neumann architecture
there is only one single shared memory and shared data bus for both data and instructions
34
what is Harvard architecture
two separate memory and data buses for data and instruction
35
what is contemporary processing
processing in which von Neumann is used for main memory cache uses Harvard , divided into instruction cache and data cache