I/O Flashcards

1
Q

What’s an input?

A

A hardware component used to enter data and instructions into a computer

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What’s an output?

A

A hardware component used to receive information from a computer

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What’s a bus?

A

It’s a public place, type of network architecture where every node is involved in communication with equal access to a set of wires

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What does a node need to do to send a message?

A

Address, what type, announce the data, ensure that nodes don’t collide

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Advantage and disadvantage of bus architecture?

A

Easy to add new devices and possible bottleneck

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What are the two types of non-bus network?

A

Point-to-point connection and mesh network

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Does point-to-point connection need an address?

A

No

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What does mesh network do?

A

It settles a connection between nodes and it routes messages using addresses

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

How do you calculate a bandwidth?

A

Lane speed by a number of lanes

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What’s an address line?

A

Designates source or destination of data on the data bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What’s a control line?

A

To control access to and use of data and address lines

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

What’s a data line?

A

Provide a path for moving data between systems

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

What does CPU-bus interface do?

A

Registers staging data to go in and out of CPU

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What’s MAR?

A

Memory Address Register it holds the address of reads or writes to go on the address line

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

What’s MBR?

A

Memory Buffer Register, it holds data to go on or retrieve from data lines

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

What’s a system in the bus hierarchy?

A

Connects CPU to the main memory on the system board

17
Q

What’s an expansion bus?

A

Allows the CPU to speak with I/O devices

18
Q

What does writing to I/O address do?

A

Transmits commands e.g. sends data to the device

19
Q

What does reading I/O address do?

A

Read from the device

20
Q

Explain what data buffering do

A

Transfer rate into and out of main memory or CPU gets high

21
Q

What does rate in data buffering do?

A

Orders lower magnitude of devices and covers a wider range

22
Q

What happens to data buffering and I/O?

A

Sends rapid bursts from main memory and using data rates it buffers the data to be sent to I/O devices

23
Q

What does error detection do?

A

It reports errors back to the CPU

24
Q

What’s a difference between I/O Devices and Device Drivers?

A

I/O are hardware connected to the bus and Device Drivers are a software taking responsibility for all communication

25
Q

What’s are typical I/O steps?

A
  1. CPU asks I/O module to check status of device
  2. Returns device status
  3. If ready, CPU requests data
  4. I/O obtains a unit of data from device
  5. Data is transferred from I/O to CPU
26
Q

What are different I/O operations out there?

A

Polling, Interrupt-Driven and DMA (Direct Memory Access)

27
Q

What’s memory mapping?

A

Assigns dedicated RAM to represent devices, have them read from RAM themselves and no logic is needed

28
Q

What’s does CPU IO pin do?

A

That tells and gives logic for IO, frees up address space

29
Q

Northbridge-Southbridge Architecture which one is faster?

A

Northbridge

30
Q

What does IRQ do?

A

Interrupts the request

31
Q

What’s a current trend for I/O with bus speed-ups (Northbridge and Southbridge)

A

Southbridge -> Northbridge -> CPU silicon