DE 2.4 Flashcards
A digital device consisting of several programmable sections with internal interconnections between the sections.
Complex PLD (CPLD)
The process used by CPLD design software to interpret design information (such as a schematic or text file) and create required programming information for a CPLD.
Compiler
The process of using software tools to describe the design requirements of a PLD. Design entry can be done by entering a schematic or a text file that describes the required digital function.
Design Entry
Class of PLDs that contain an array of more complex logic cells that can be very flexibly interconnected to implement high-level logic circuits.
Field Programmable Gate Array (FPGA)
Assigning internal PLD circuitry, and input and output pins, to a PLD design.
Fitting
An electronic circuit having many components, such as transistors, diodes, resistors, and capacitors, in a single package.
Integrated Circuit (IC)
A four-wire interface specified by the Joint Test Action Group (JTAG) used for loading test data or programming data into a PLD installed in a circuit.
JTAGPort
Joint Electron Device Engineering Council.
JEDEC
An industry standard form of text file indicating which fuses are blown and which are intact in a programmable logic device.
JEDEC File
Joint Test Action Group. A standards body that developed the format for testing and programming devices while they are installed in a system.
JTAG
Digital integrated circuit that can be programmed by the user to implement any digital logic function.
Programmable Logic Device (PLD)
Transferring design information from the computer running PLD design software to the actual PLD chip.
Programming
A technique of entering CPLD design information by using a CAD (computer aided design) tool to draw a logic circuit as a schematic. The schematic can then be interpreted by design software to generate programming information for the CPLD.
Schematic Entry
A PLD with a few hundred logic gates and possibly a few programmable macro cells available.
Simple PLD (SPLD)
The specific PLD for which a digital design is intended.
Target Device
