SLR2- Types of Processor Flashcards

You may prefer our related Brainscape-certified flashcards:
1
Q

What is an Instruction Set?

A
  • A set of all instructions written in machine code that can be recognised an executed by a given processor unit / CPU
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What does CISC stand for?

A
  • Complex Instruction Set Computer
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What does RISC stand for?

A
  • Reduced Instruction Set Computer
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What is CISC?

A
  • A type of processor that aims to complete a task in as few lines as possible.
  • Hardware and circuitry must be more complex so that it can execute a series of operations.
  • Compiler has to do very little work to translate the high level language statement into assembly.
  • Complex instructions may take more than one machine/clock cycle to execute.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Where is CISC found?

A
  • Mainly found in desktop computers and laptops.
  • Intel’s x86 processors still use CISC, although recent changes mean that they operate in a RISC fashion.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What is RISC?

A
  • A type of processor that aims to use simple instructions that will be executed within a single machine/clock cycle.
  • Multiple lines of assembly rather than just one.
  • Compiler has to do more conversion work.
  • More RAM is needed to store the assembly instructions.
  • Process seems less efficient.
  • Less complex hardware, leaving more room for general purpose registers and cache.
  • All instructions are uniform, pipelining is possible.
  • Low energy requirements.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

Where is RISC found?

A
  • Low power portable devices such as smart TV’s and smartwatches.
  • ARM and other architectures that work off RISC now make up over 90% of the processors in use today.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What is a Co-processor?

A
  • Any additional processor used for a specialized task.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

What is the purpose of a Co-processor?

A
  • Improve the overall speed of the computer by executing concurrently with the main CPU.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

Key features of a GPU?

A
  • Thousands of stream processors.
  • Typically run slower than a standard CPU core.
  • Highly specialized.
  • Superior in speed and efficiency but only in certain tasks.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

Why are GPU’s so good for rendering graphics?

A
  • Better for simple operations on large data sets.
  • SIMD (can take full advantage of parallel processing.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

List 3 examples of computing tasks performed on GPU’s.

A
  • Oil exploration
  • Weather modelling
  • Machine learning
  • Linear algebra
  • Statistical analysis
  • Stock option predictions
  • Gravitational field theory
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Define “Multicore Processor”.

A
  • Single chip containing two or more independent processing units.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

What does CMP stand for?

A
  • Chip Mutiprocessor
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

What enhances the performance of multicore processors?

A
  • On-chip shared cache
  • Inter-core communication
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Why does doubling the number of cores usually not lead to double the performance?

A
  • Overheads involved with inter-core communication
  • Some programs cant make maximum use of all cores.
17
Q

What is parallel processing?

A
  • The process of program instructions by dividing them between multiple processors or processor cores.
18
Q

How could parallel processing be achieved?

A
  • By assigning separate processors or cores to the stages of the fetch-decode-execute cycle.