Brainscape's Knowledge GenomeTM

Browse over 1 million classes created by top students, professors, publishers, and experts.


See full index

ECE 118 > Quiz 4 > Flashcards

Quiz 4 Flashcards

To study for Quiz 4, Thursday May 8

You may prefer our related Brainscape-certified flashcards:
Early Childhood Education flashcards
1
Q

What is the difference between asynchronous and synchronous clocking?

A

Synchronous - synchronized by external clock

Asynchronous - synchronized by special signals along the transmission medium.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What are some advantages and disadvantages of synchronous clocking?

A

Advantages: Lower overhead => greater throughput.

Disadvantages: Slightly more complex; Hardware is more expensive.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What are some advantages and disadvantages of asynchronous clocking?

A

Advantages:

  • Simple - doesn’t require synchronization of both communication sides
  • Cheap - requires less hardware; well-suited for applications where messages are generated at irregular intervals (e.g. data entry from the keyboard) and the speed depends on different applications.

Disadvantages:
* Large relative overhead - a high proportion of the transmitted bits are uniquely for control purposes and thus carry no useful information

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What can affect the performance of an asynchronous system?

A

A bad clock. Standard used is quartz-crystal oscillator due to precision of timing.

Extra information: Frequency of resonance once rock is trimmed accurately keeps time.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

Asynchronous can only transfer ___ number of ___.

A

fixed, bits

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

The start bit in an asynchronously-timed clock ….

A

doesn’t carry any information

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

JTAG stands for

A

Joint Test Action Group

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

JTAG can have ___ or ___ pins

A

4, 5

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

What are the different pins that can come on JTAG? Which one(s) is/are optional?

A

TDI, TDO, TCK, TMS, TRST

TRST is optional

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

TDI

A

Test Data In; goes into shift register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

TDO

A

Test Data Out; leaves shift register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

TCK

A

Test clock; connected to input of shift register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

TMS

A

Test Mode Select; connected to output of shift register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

In a JTAG, the device under test is wired through I/O lines into the _______

A

shift register

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

The device under test in a JTAG is usually a

A

chip on a board we want to test

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

SPI

A

Serial Peripheral Interface

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
17
Q

Is SPI synchronous or asynchronous?

A

synchronous

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
18
Q

What is the SPI’s data rate?

A

data rate is variable

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
19
Q

What is an alternate name/acronym for SPI?

A

SSI - Synchronous Serial Interface

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
20
Q

TRST

A

Test Reset; optional connector on JTAG

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
21
Q

MOSI

A

master output, slave input: logic signal on SPI bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
22
Q

MISO

A

master input, slave output: logic signal on SPI bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
23
Q

What are some possible slave devices for SPI?

A

clock/calendar, potentiometer, memory

24
Q

How many master / slave devices can work with SPI?

A

One master device, one or more slave devices.

25
Q

I2C

A

Inter-Integrated Circuit

26
Q

What is the I2C?

A

Multimaster serial single-ended computer bus

27
Q

What is the max number of devices for I2C?

A

128

28
Q

SDA

A

Serial data

29
Q

SCL

A

Serial clock line

30
Q

Acknowledge logic signals on I2C

A

1: Master wants to send info to slave
0: Master wants to receive info from slave

Slave does not initiate communication

31
Q

In which direction can data flow on I2C?

A

From master to slave or slave to master

32
Q

Address always comes from ____ in I2C exchange

A

master

33
Q

How fast is I2C?

A

100 to 400kb/s

34
Q

How many bits of data does I2C support?

A

8

35
Q

The vast majority of RS-232 setups are

A

asynchronous

36
Q

Voltage of RS-232

A

Old systems used +/- 12V, now use 0V for low, 5V for high

37
Q

Types of parity

A

Even, odd, mark, space, none

38
Q

Even parity

A

If already even number of 1’s - 0

If odd number of 1’s - 1

39
Q

Odd parity

A

If even number of 1’s - 1

If odd number of 1’s - 0

40
Q

Mark parity

A

Always 1

41
Q

Space parity

A

Always 0

42
Q

Why is parity bit useful?

A

Good for error-checking bits

43
Q

RS-232 Data Signals

A

“Space” Logic 0 (HIGH) = +12

“Mark” Logic 1 (LOW) = -12

44
Q

Data size for RS-232

A

5, 6, 7, or 8 bits

5, 6, 7 use a bit old; modern systems typically use 8

45
Q

Baud vs bits/sec

A

baud rate is a measure of how many times per second a signal changes (or could change).

bps is simply the number of bits transmitted per second.

46
Q

What are the two connector options for RS-232?

A

9pin and 25pin

47
Q

DTE

A

data terminal equipment

48
Q

DCE

A

data communications equipment

49
Q

RS-232C Control Signals

A

RTS, CTS, DCD, DSR, DTR, RI, +/-12V

50
Q

RTS

A

request to send: DTE tells DCE to receive data

51
Q

CTS

A

clear to send: DCE says ready to receive

52
Q

DCD

A

data carrier detect: DCE detects a carrier

53
Q

DSR

A

data set ready: DCE tells DTE it is on and ready

54
Q

DTR

A

data terminal ready: DTE tells DCE it is on; if inactive all other signals ignored

55
Q

RI

A

ring indicator: DCE tells DTE a ring has occurred

56
Q

+12V

A

Logic 1 (RS-232C Control Signal)

57
Q

-12V

A

Logic 0 (RS-232C Control Signal)

ECE 118 (2 decks)

Brainscape helps you reach your goals faster, through stronger study habits.
© 2024 Bold Learning Solutions. Terms and Conditions