Flip Flops Flashcards

1
Q

What is the excitation table for JK flip flop?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

What is the characteristic table of a JK flip flop?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

What is the truth table of a JK flip flop?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

What is the circuit diagram of a JK flip flop?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

How is the D flip flop gotten from SR flip flop?

A

A branch is made in the S-input. This branch is then inverted (passed through a NOT gate) and then fed to the R-input.

Here

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

What is the working principle behind a T flip flop and it’s circuit diagram?

A

The T flip flop is simply an edit of the JK, where both J and K-inputs now share the same input, the ‘T’ input, with nothing else done.

Diagram

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

What is the excitation table for T flip flops?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What is the characteristic table of T flip flop?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

What is the excitation table for D flip flop?

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

What is the truth table for D flip flop?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

What is the characteristic table for D flip flop?

A
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

How do you design a synchronous counter?

A
  1. Decide on the number and type of flip flop to use.
  2. Draw the excitation table.
  3. Draw the state diagram.
  4. Draw the circuit excitation table and simplify using K-map.
  5. Draw the logic diagram/circuit.
How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

What are the ripple and parallel counters?

A

Ripple: asynchronous.
Parallel: synchronous.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

For asynchronous counter, how do the positive and negative edge triggered clocks work?

A

Positive: after feeding the clock input to the first flip flop, the Q’ output feeds into the clock input for the second one. Doing this produces down counter.

Negative: clock to FF, Q to next flip flop clock. Also, doing this produces up counter.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

For asynchronous counters, where are the MSB and LSB?

A

MSB is at the last flip flop. LSB is at the first, where regular clock input is fed.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly