Connection standards Flashcards

1
Q

RS-232:

Synchronous or Asynchronous?

A

Asynchronous transmission

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

RS-232:

Full duplex or Half duplex or Simplex?

A

Full duplex

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

RS-232:

How do the clock signals operate?

A

Each device has an independent clock

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

RS-232:

What are the baud rates?

A

> 14.4 kbits/s
28.8 kbits/s
56 kbits/s

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

RS-232:

What defines the speed it operates at?

A

Speeds are greater when the connection distance is shorter

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

RS-232:

What is the data transfer protocol?

A

> Data is sent in 8-bit frames (packets)
To start a transmission a 1 bit is sent
A stop 0 bit is sent at the end of each byte followed by a pause

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

RS-232:

What are the voltage levels?

A

+15V > Logic - 0 > +5V

-15V < Logic - 1 < -5V

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

What is the difference between RS-232 and UART?

A

> They are the same but a lot of the RS-232 standards are ignored for UART
Voltage levels are flexible
Longer frames/packets are allowed
Can connect to USBs

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

RS-232:

What are the data lines?

A

Tx - Transmission

Rx - Recieving

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

I2C:

Synchronous or Asynchronous?

A

Synchronous

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

I2C:

Full duplex or Half duplex or Simplex?

A

Half-duplex

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

I2C:

What are the data lines?

A

> SCL = Clock
SDA = Data line
GND = Ground

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

I2C:

What type of outputs Circuits are used? How does this work?

A

> Open-collector bus digital outputs.

> Any device can pull the data line low

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

I2C:

How many devices can be connected to the bus?

A

More than 2

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

I2C:

What is the device higherarchy?

A

> One master device

> Multiple slave devices

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

I2C:

What are the transmission speeds?

A

> Standard mode: 100 kbits/s
Fast mode: 400 kbits/s
Fast mode+: 1 Mbits/s
High speed mode: 3.4 Mbits/s

17
Q

I2C:

What is the transmission sequence?

A
  1. During an idle period, a device that wished to take control can initiate the process the pulling the data line low.
  2. All devices wait for the data that follows which consists of a 7-bit address and a direction bit.
    > The direction identifies if the device should transmit data or wait and listen for more data.
    > If two devices attempt to initiate communication at the same time and arbitration process commences
18
Q

I2C:

How does addressing work?

A

> Address identifies the intended slave device.
This is predetermined by device manufacturers
Duplication of device addresses is done using a central register of IC addresses
ICs often allow the address to be varied

19
Q

I2C:

How does clock signals work?

A

> New data is only transmitted on the rising edge of the clock signal (SCL)
If a device is struggling to keep up with the incoming data it can slow down the transfer by holding the clock line low momentarily to prevent the transmitting device from moving on to the next bit.

20
Q

I2C:

What are the rise times for different transmission speeds?

A

> Standard mode: < 1μs
Fast Mode: < 300ns
Fast + Mode: < 120ns

21
Q

SPI:

Full duplex or Half duplex or Simplex?

A

Full-duplex transmission

22
Q

SPI:

What type of outputs Circuits are used?

A

Tri-state push-pull digital outputs

23
Q

SPI:

What is the maximum speed transfer?

A

100Mbits/s

24
Q

SPI:

What are the bus lines?

A

> SCLK = Serial Clock
MOSI = Master Out Slave In
MISO = Master In Slave Out
SS/CS = Slave Select / Chip Select

25
Q

SPI:

What is the purpose of SS/CS?

A

Tells the individual slave devices to respond to incoming data

26
Q

SPI:

Synchronous or Asynchronous?

A

Synchronous transfer

27
Q

SPI:

What is the clock timing?

A

Data is traveling on the rising edge of the clock line, but this can be changed depending on the SPI mode

28
Q

SPI:

How many CS/SS are needed?

A

One for every slave device

29
Q

SPI:

What is the arbitration process?

A

MOSI/MISO is uni-directional so no bus arbitration procedure required

30
Q

CAN-Bus:

What does CAN stand for?

A

Controller Area Network (CAN) bus system

31
Q

CAN-Bus:

What type of outputs Circuits are used?

A

Open-collector

32
Q

CAN-Bus:

What are the conductors?

A

CAN-High (CANH)
CAN-Low (CANL)
> Shielded twisted-pair wires. This is because it provides noise immunity which is essential for electrically harsh enviroments
> Common-mode noise will be rejected
> Must be terminated at both ends by a resistor equal to the impedance of each cable

33
Q

CAN-Bus:

What are the voltage levels?

A

> HIGH = Both CANH and CANL are 2.5V

> LOW = CANH is 3.5V, CANL is 1.5V

34
Q

CAN-Bus:

How far can it operate at?

A

Long distances

35
Q

CAN-Bus:

What is the communication protocol?

A
> Every device is a master
> All devices can talk at the same time
> There is an arbitration process
> Data is not addressed, all devices listen and can do something with the data
> There is an agreed data format
36
Q

CAN-Bus:

What is the arbitration process?

A

> It prioritises masters according to their address
Most important masters have an address with several 0s
Essentially the important masters win the right to use the bus

37
Q

CAN-Bus:

What are the data speeds?

A

> Short distances = 1 Mbits/s

> Long distances = 10 kbits/s

38
Q

CAN-Bus:

Synchronous or Asynchronous?

A

Asynchronous

39
Q

CAN-Bus:

How do clocks work?

A

> Every device has the same bit rate (baud rate)
Each time a logic HIGH is asserted the receivers re-synchronise their clocks.
No more than 5 consecutive bits can be the same polarity HIGH or LOW to ensure the receiver clocks stay in synchronisation.