Computer architecture and the fetch-execute cycle Flashcards
Syallabus: 1.3.2
Briefly decribe the stored program concept
Program instructions and data are stored in main memory and instructions are fetched and executed one after another
What is the Von Neumann architecture?
Von Neumann architecture is the model used as the structure in computer systems, consisting of:
- inputs and outputs
- memory (such as RAM)
- the control unit (CU)
- the arithmetic logic unit (ALU)
- buses
- registers
Von Neumann architecture is a sequential processing machine, that is, tasks are carried out one at a time.
What is the fetch-execute cycle?
The fetch-execute cycle describes the basic steps a CPU carries out to process an instruction.
- Fetch
- Decode
- Execute
- Reset
Describe the following component used in the Von Neumann model:
program counter (PC)
An enlarging counter that keeps track of the memory address of the instruction that is to be executed next
Describe the following component used in the Von Neumann model:
memory address register (MAR)
Holds the address of a memory block to be read from or written to
Explain the following component used in the Von Neumann model:
instruction register
A temporary holding ground for the instruction that has just been fetched from memory
Describe the following component used in the Von Neumann model:
control unit (CU)
Decodes the program instruction in the IR, selecting machine resources such as a data source register and a particular arithmetic operation, and coordinates activation of those resources
Describe the following component used in the Von Neumann model:
arithmetic logic unit (ALU)
Performs mathematical and logical operations
What are buses?
- A bus is a communication system that transfers data between components inside a computer, or between computers
- They transport binary data encoded as electrical signals
- The main buses in the Von Neumann model are the address bus, data bus and control bus
Describe the stages of the ‘fetch’ part of the fetch-execute cyle
- The Program Counter copies the address of the next instruction it contains into the Memory Address Register (MAR).
- The Memory Address Register places the address to be used on to the ‘Address Bus’.
- The Memory Address Register triggers a ‘read’ signal that causes main memory (RAM) to place the instruction being asked for on to the ‘Data Bus’.
- The instruction on the data bus is loaded into the Memory Data Register (also called Memory Buffer Register).
- The Memory Data register copies the instruction into the ‘Instruction Register’.
Describe the ‘decode’ stage of the fetch-excute cycle
The instruction gets interpreted, signals produced to control other internal components
Describe the ‘execute’ stage of the fetch-execute cycle
- The instruction within the instruction register is completed by the CPU and is stored in another register.
- The part that executes instructions is called the execute unit.
Describe the importance of the ‘reset’ stage of the fetch-execute cycle
The program counter needs to be reset to point to the next instruction to be fetched, else the computer would not be able to carry out any more instructions.