1.1.1 Structure and Function of the Processor Key Terms Flashcards

Key terms and definitions

You may prefer our related Brainscape-certified flashcards:
1
Q

ALU

A

Arithmetic Logic Unit - the part of the CPU where data is processed and manipulated using arithmetic and logical operations

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
2
Q

Control Unit

A

The part of the CPU that manages the FDE Cycle by signalling other parts of the processor and RAM

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
3
Q

Decode Unit

A

The part of the CPU that interprets instructions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
4
Q

Register

A

Small areas of extremely fast memory located in the CPU designed for a specific purpose, where data or control information is stored temporarily

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
5
Q

PC

A

Program Counter - Stores the address of next instruction to be fetched. Incremented every cycle but can be changed by branch commands

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
6
Q

ACC

A

Accumulator - Used to hold data currently being processed. Stores user input, output from ALU and data retrieved from RAM.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
7
Q

MAR

A

Memory Address Register - Stores the address of the memory location to be accessed / currently being accessed. Loads Address onto the Address Bus

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
8
Q

MDR

A

Memory Data Register - stores the information (data and instructions) retrieved from RAM, or output to RAM from ACC. Loads data onto and receives data from the Data Bus.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
9
Q

CIR

A

Current Instruction Register - stores the instruction currently being executed and decoded.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
10
Q

Busses

A

A physical path (set of wires) used to send signals between components.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
11
Q

Data Bus

A

Connection between the MDR and RAM, used to transmit data and instructions. Transmits data in both directions.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
12
Q

Address Bus

A

Connection between the MAR and RAM, used to transmit addresses. Transmits data in only one direction - MAR to RAM.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
13
Q

Control Bus

A

Connection between the Control Unit and RAM, used to transmit control signals such as read, write and ready instructions. Transmits data in both directions

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
14
Q

FDE

A

Fetch - Decode - Execute. The Cycle by which the CPU retrieves instructions from RAM, decodes what the instruction is and then carries out those instructions.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
15
Q

CPU

A

Central Processing Unit - The main component of a computer, contains registers and units which execute instructions.

How well did you know this?
1
Not at all
2
3
4
5
Perfectly
16
Q

Clock

A

A device internal to the CPU which sends regularly timed pulses to the Control Unit, in order to manage the FDE Cycle.

17
Q

Clock Speed

A

Measured in Hertz (Hz), pulses per second. Higher Clock speeds mean more instructions executed per second. Modern Processor speeds and measured in Gigahertz (GHz).

18
Q

Cores

A

Discrete CPUs held on a single Processor Chip, which can operate by executing instructions in parallel to speed up processing of data.

19
Q

Cache

A

A section of memory held within or very close to the CPU, used to store regularly used or soon to be accessed instructions. Very fast access speeds compared to RAM. More Cache means faster processing speeds.

20
Q

Pipelining

A

Carrying out the steps of the FDE Cycle concurrently. As one instruction is being decoded, the previous instruction is being executed and the next instruction is being fetched. Branching causes the pipeline to be flushed.

21
Q

Von Neumann Architecture

A

Single Control Unit manages FDE Cycle. Single set of Buses between CPU and RAM. Data and Instructions are stored in the same location and same format.

22
Q

Harvard Architecture

A

Single Control Unit Manages the FDE Cycle. Two sets of buses used for carrying data and instructions. Data and Instructions stored in separate areas of Memory and in different formats.

23
Q

Contemporary Architecture

A

Any modern set of disciplines that describes the functionality, the organisation and the implementation of computer systems.